aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAge
* drm/i915: Track the psr dp connector in dev_priv->psr.enabledDaniel Vetter2014-07-23
* drm/i915: Add a FIXME about drrs/psr interactionsDaniel Vetter2014-07-23
* drm/i915: Run psr_setup unconditionallyDaniel Vetter2014-07-23
* drm/i915: Power gating display wells during i915_pm_suspendBorun Fu2014-07-23
* drm/i915: byt_gpu_freq() can be staticFengguang Wu2014-07-12
* drm/i915/chv: calculate rc6 residency correctlyMika Kuoppala2014-07-12
* Documentation: drm: describing rotation propertySagar Kamble2014-07-11
* Documentation: drm: Removing placeholders for generic drm properties descriptionSagar Kamble2014-07-11
* drm: Add drm_rotation_simplify()Ville Syrjälä2014-07-11
* drm: Add drm_rect rotation functionsVille Syrjälä2014-07-11
* drm/omap: Switch omapdrm over to drm_mode_create_rotation_property()Ville Syrjälä2014-07-11
* drm: Add drm_mode_create_rotation_property()Ville Syrjälä2014-07-11
* drm: Add support_bits parameter to drm_property_create_bitmask()Ville Syrjälä2014-07-11
* drm: Move DRM_ROTATE bits out of omapdrm into drm_crtc.hVille Syrjälä2014-07-11
* drm/i915: Add RP1 render P state thresholds in CHVDeepak S2014-07-11
* drm/i915/chv: Add basic PM interrupt support for CHVDeepak S2014-07-11
* drm/i915: CHV GPU frequency to opcode functionsDeepak S2014-07-11
* drm/i915: populate mem_freq/cz_clock for chvDeepak S2014-07-11
* drm/i915: Add RP0/RP1/RPn render P state thresholds in VLV sysfsDeepak S2014-07-11
* drm/i915: Read guaranteed freq for valleyviewDeepak S2014-07-11
* drm/i915: Call encoder->post_disable() in intel_sanitize_encoder()Ville Syrjälä2014-07-11
* drm/i915: ddi: enable runtime pm during dpmsDaniel Vetter2014-07-11
* drm/i915: Use the cached min/min/rpe values in the vlv debugfs codeVille Syrjälä2014-07-11
* drm/i915: Don't disable PPGTT for CHV based in PCI revVille Syrjälä2014-07-11
* drm/i915: Make the RPS interrupt generation mask handle the vlv waChris Wilson2014-07-10
* drm/i915: Move RPS evaluation interval counters to i915->rpsChris Wilson2014-07-10
* drm/i915: Don't cast a pointer to void* unnecessarilyDamien Lespiau2014-07-10
* drm/i915: don't read LVDS regs at compute_config timePaulo Zanoni2014-07-10
* drm/i915: check the power domains in intel_lvds_get_hw_state()Paulo Zanoni2014-07-10
* drm/i915: check the power domains in ironlake_get_pipe_config()Paulo Zanoni2014-07-10
* drm/i915: don't skip shared DPLL assertion on LPTPaulo Zanoni2014-07-10
* drm/i915: Only touch WRPLL hw state in enable/disable hooksDaniel Vetter2014-07-10
* drm/i915: Switch to common shared dpll framework for WRPLLsDaniel Vetter2014-07-10
* drm/i915: ->enable hook for WRPLLsDaniel Vetter2014-07-10
* drm/i915: ->disable hook for WRPLLsDaniel Vetter2014-07-10
* drm/i915: State readout support for WRPLLsDaniel Vetter2014-07-10
* drm/i915: add POWER_DOMAIN_PLLSPaulo Zanoni2014-07-10
* drm/i915: Document that the pll->mode_set hook is optionalDaniel Vetter2014-07-10
* drm/i915: Basic shared dpll support for WRPLLsDaniel Vetter2014-07-10
* drm/i915: Precompute static ddi_pll_sel values in encodersDaniel Vetter2014-07-10
* drm/i915: BDW also has special-purpose DP DDI clocksPaulo Zanoni2014-07-10
* drm/i915: State readout and cross-checking for ddi_pll_selDaniel Vetter2014-07-10
* drm/i915: Move ddi_pll_sel into the pipe configDaniel Vetter2014-07-10
* drm/i915: Add a debugfs file for the shared dpll stateDaniel Vetter2014-07-10
* drm/i915: Move SPLL disabling into hsw_crt_post_disableDaniel Vetter2014-07-10
* drm/i915: Move the SPLL enabling into hsw_crt_pre_enableDaniel Vetter2014-07-10
* drm/i915: ddi: move pch cleanup before encoder->post_disableImre Deak2014-07-10
* drm/i915: ddi: move pch setup after encoder->pre_enableImre Deak2014-07-10
* drm/i915: Clean up WRPLL/SPLL #definesDaniel Vetter2014-07-10
* drm/i915: Remove spll_refcount for hswDaniel Vetter2014-07-10
generated by cgit v1.2.2 (git 2.25.0) at 2025-04-08 03:15:26 -0400