Commit message (Expand) | Author | Age | |
---|---|---|---|
* | video: exynos_dp: Fix incorrect setting for INT_CTL | Ajay Kumar | 2012-11-28 |
* | video: exynos_dp: increase AUX channel voltage level | Jingoo Han | 2012-09-22 |
* | video: exynos_dp: add bit-masking for LINK_TRAINING_CTL register | Jingoo Han | 2012-09-22 |
* | video: exynos_dp: add analog and pll control setting | Jingoo Han | 2012-04-16 |
* | video: support DP controller driver | Jingoo Han | 2012-02-12 |