aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel
Commit message (Expand)AuthorAge
...
| * | | MIPS: csrc-ioasic: Remove FSF mail address from GPL noticeDeng-Cheng Zhu2015-04-01
| * | | MIPS: csrc-bcm1480: Implement read_sched_clockDeng-Cheng Zhu2015-04-01
| * | | MIPS: csrc-bcm1480: Remove FSF mail address from GPL noticeDeng-Cheng Zhu2015-04-01
| * | | MIPS: csrc-r4k: Implement read_sched_clockDeng-Cheng Zhu2015-04-01
| * | | MIPS, ttyFDC: Add early FDC console supportJames Hogan2015-03-31
| * | | MIPS: idle: Workaround wait + FDC problemsJames Hogan2015-03-31
| * | | MIPS: Read CPU IRQ line that FDC to routed toJames Hogan2015-03-31
| * | | MIPS: Add arch CDMM definitions and probingJames Hogan2015-03-31
| * | | MIPS: Allow shared IRQ for timer & perf counterJames Hogan2015-03-31
| * | | MIPS: perf: Allow sharing IRQ with timerJames Hogan2015-03-31
| * | | MIPS: cevt-r4k: Cleanup c0_compare_interrupt.Ralf Baechle2015-03-31
| * | | MIPS: cevt-r4k: Make interrupt handler sharedJames Hogan2015-03-31
| * | | MIPS: Remove redundant IPTI==IPPCI logicJames Hogan2015-03-31
| * | | MIPS: cevt-r4k: Use CAUSEF_TI, CAUSEF_PCI constantsJames Hogan2015-03-31
| * | | MIPS: cevt-r4k: Move handle_perf_irq() out of headerJames Hogan2015-03-31
| * | | mips: copy_thread(): rename 'arg' argument to 'kthread_arg'Alex Dowad2015-03-24
| | |/ | |/|
* | | Merge branch 'exec_domain_rip_v2' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds2015-04-15
|\ \ \
| * | | arch: Remove exec_domain from remaining archsRichard Weinberger2015-04-12
| |/ /
* | | MIPS: KVM: Add base guest MSA supportJames Hogan2015-03-27
* | | MIPS: KVM: Add base guest FPU supportJames Hogan2015-03-27
* | | MIPS: Clear [MSA]FPE CSR.Cause after notify_die()James Hogan2015-03-27
| |/ |/|
* | Revert "MIPS: Don't assume 64-bit FP registers for context switch"James Hogan2015-03-27
* | MIPS: prevent FP context set via ptrace being discardedPaul Burton2015-03-27
* | MIPS: Ensure FCSR cause bits are clear after invoking FPU emulatorPaul Burton2015-03-27
* | MIPS: clear MSACSR cause bits when handling MSA FP exceptionPaul Burton2015-03-27
* | MIPS: Push .set mips64r* into the functions needing itPaul Burton2015-03-27
|/
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2015-02-21
|\
| * MIPS: OCTEON: Delete unused COP2 saving codeAleksey Makarov2015-02-20
| * MIPS: OCTEON: Use correct instruction to read 64-bit COP0 registerChandrakala Chavva2015-02-20
| * MIPS: OCTEON: Save and restore CP2 SHA3 stateDavid Daney2015-02-20
| * MIPS: OCTEON: Fix FP context save.David Daney2015-02-20
| * MIPS: OCTEON: Save/Restore wider multiply registers in OCTEON III CPUsDavid Daney2015-02-20
| * MIPS: Add set/clear CP0 macros for PageGrain registerSteven J. Hill2015-02-20
| * Merge branch 'mipsr6-for-3.20' of git://git.linux-mips.org/pub/scm/mchandras/...Ralf Baechle2015-02-19
| |\
| | * MIPS: kernel: elf: Improve the overall ABI and FPU mode checksMarkos Chandras2015-02-17
| | * MIPS: kernel: process: Do not allow FR=0 on MIPS R6Markos Chandras2015-02-17
| | * MIPS: Make use of the ERETNC instruction on MIPS R6Markos Chandras2015-02-17
| | * MIPS: kernel: mips-r2-to-r6-emul: Add R2 emulator for MIPS R6Leonid Yegoshin2015-02-17
| | * MIPS: Add LLB bit and related feature for the Config 5 CP0 registerMarkos Chandras2015-02-17
| | * MIPS: Emulate the new MIPS R6 BNEZC and JIALC instructionsMarkos Chandras2015-02-17
| | * MIPS: Emulate the new MIPS R6 BEQZC and JIC instructionsMarkos Chandras2015-02-17
| | * MIPS: Emulate the new MIPS R6 BALC instructionMarkos Chandras2015-02-17
| | * MIPS: Emulate the new MIPS R6 BNVC, BNEC and BNEZLAC instructionsMarkos Chandras2015-02-17
| | * MIPS: Emulate the new MIPS R6 BOVC, BEQC and BEQZALC instructionsMarkos Chandras2015-02-17
| | * MIPS: Emulate the new MIPS R6 branch compact (BC) instructionMarkos Chandras2015-02-17
| | * MIPS: Emulate the new MIPS R6 B{L,G}T{Z,}{AL,}C instructionsMarkos Chandras2015-02-17
| | * MIPS: Emulate the new MIPS R6 B{L,G}Ε{Z,}{AL,}C instructionsMarkos Chandras2015-02-17
| | * MIPS: Emulate the BC1{EQ,NE}Z FPU instructionsMarkos Chandras2015-02-17
| | * MIPS: kernel: branch: Do not emulate the branch likelies on MIPS R6Markos Chandras2015-02-17
| | * MIPS: kernel: Prepare the JR instruction for emulation on MIPS R6Markos Chandras2015-02-17