diff options
Diffstat (limited to 'arch/arm/mach-imx/common.h')
-rw-r--r-- | arch/arm/mach-imx/common.h | 186 |
1 files changed, 98 insertions, 88 deletions
diff --git a/arch/arm/mach-imx/common.h b/arch/arm/mach-imx/common.h index 28e8ca0871e8..7cbe22d0c6e9 100644 --- a/arch/arm/mach-imx/common.h +++ b/arch/arm/mach-imx/common.h | |||
@@ -13,70 +13,73 @@ | |||
13 | 13 | ||
14 | #include <linux/reboot.h> | 14 | #include <linux/reboot.h> |
15 | 15 | ||
16 | struct irq_data; | ||
16 | struct platform_device; | 17 | struct platform_device; |
17 | struct pt_regs; | 18 | struct pt_regs; |
18 | struct clk; | 19 | struct clk; |
19 | enum mxc_cpu_pwr_mode; | 20 | enum mxc_cpu_pwr_mode; |
20 | 21 | ||
21 | extern void mx1_map_io(void); | 22 | void mx1_map_io(void); |
22 | extern void mx21_map_io(void); | 23 | void mx21_map_io(void); |
23 | extern void mx25_map_io(void); | 24 | void mx25_map_io(void); |
24 | extern void mx27_map_io(void); | 25 | void mx27_map_io(void); |
25 | extern void mx31_map_io(void); | 26 | void mx31_map_io(void); |
26 | extern void mx35_map_io(void); | 27 | void mx35_map_io(void); |
27 | extern void mx51_map_io(void); | 28 | void mx51_map_io(void); |
28 | extern void mx53_map_io(void); | 29 | void mx53_map_io(void); |
29 | extern void imx1_init_early(void); | 30 | void imx1_init_early(void); |
30 | extern void imx21_init_early(void); | 31 | void imx21_init_early(void); |
31 | extern void imx25_init_early(void); | 32 | void imx25_init_early(void); |
32 | extern void imx27_init_early(void); | 33 | void imx27_init_early(void); |
33 | extern void imx31_init_early(void); | 34 | void imx31_init_early(void); |
34 | extern void imx35_init_early(void); | 35 | void imx35_init_early(void); |
35 | extern void imx51_init_early(void); | 36 | void imx51_init_early(void); |
36 | extern void imx53_init_early(void); | 37 | void imx53_init_early(void); |
37 | extern void mxc_init_irq(void __iomem *); | 38 | void mxc_init_irq(void __iomem *); |
38 | extern void tzic_init_irq(void __iomem *); | 39 | void tzic_init_irq(void __iomem *); |
39 | extern void mx1_init_irq(void); | 40 | void mx1_init_irq(void); |
40 | extern void mx21_init_irq(void); | 41 | void mx21_init_irq(void); |
41 | extern void mx25_init_irq(void); | 42 | void mx25_init_irq(void); |
42 | extern void mx27_init_irq(void); | 43 | void mx27_init_irq(void); |
43 | extern void mx31_init_irq(void); | 44 | void mx31_init_irq(void); |
44 | extern void mx35_init_irq(void); | 45 | void mx35_init_irq(void); |
45 | extern void mx51_init_irq(void); | 46 | void mx51_init_irq(void); |
46 | extern void mx53_init_irq(void); | 47 | void mx53_init_irq(void); |
47 | extern void imx1_soc_init(void); | 48 | void imx1_soc_init(void); |
48 | extern void imx21_soc_init(void); | 49 | void imx21_soc_init(void); |
49 | extern void imx25_soc_init(void); | 50 | void imx25_soc_init(void); |
50 | extern void imx27_soc_init(void); | 51 | void imx27_soc_init(void); |
51 | extern void imx31_soc_init(void); | 52 | void imx31_soc_init(void); |
52 | extern void imx35_soc_init(void); | 53 | void imx35_soc_init(void); |
53 | extern void imx51_soc_init(void); | 54 | void imx51_soc_init(void); |
54 | extern void imx51_init_late(void); | 55 | void imx51_init_late(void); |
55 | extern void imx53_init_late(void); | 56 | void imx53_init_late(void); |
56 | extern void epit_timer_init(void __iomem *base, int irq); | 57 | void epit_timer_init(void __iomem *base, int irq); |
57 | extern void mxc_timer_init(void __iomem *, int); | 58 | void mxc_timer_init(void __iomem *, int); |
58 | extern int mx1_clocks_init(unsigned long fref); | 59 | int mx1_clocks_init(unsigned long fref); |
59 | extern int mx21_clocks_init(unsigned long lref, unsigned long fref); | 60 | int mx21_clocks_init(unsigned long lref, unsigned long fref); |
60 | extern int mx25_clocks_init(void); | 61 | int mx25_clocks_init(void); |
61 | extern int mx27_clocks_init(unsigned long fref); | 62 | int mx27_clocks_init(unsigned long fref); |
62 | extern int mx31_clocks_init(unsigned long fref); | 63 | int mx31_clocks_init(unsigned long fref); |
63 | extern int mx35_clocks_init(void); | 64 | int mx35_clocks_init(void); |
64 | extern int mx51_clocks_init(unsigned long ckil, unsigned long osc, | 65 | int mx51_clocks_init(unsigned long ckil, unsigned long osc, |
65 | unsigned long ckih1, unsigned long ckih2); | 66 | unsigned long ckih1, unsigned long ckih2); |
66 | extern int mx25_clocks_init_dt(void); | 67 | int mx25_clocks_init_dt(void); |
67 | extern int mx27_clocks_init_dt(void); | 68 | int mx27_clocks_init_dt(void); |
68 | extern int mx31_clocks_init_dt(void); | 69 | int mx31_clocks_init_dt(void); |
69 | extern struct platform_device *mxc_register_gpio(char *name, int id, | 70 | struct platform_device *mxc_register_gpio(char *name, int id, |
70 | resource_size_t iobase, resource_size_t iosize, int irq, int irq_high); | 71 | resource_size_t iobase, resource_size_t iosize, int irq, int irq_high); |
71 | extern void mxc_set_cpu_type(unsigned int type); | 72 | void mxc_set_cpu_type(unsigned int type); |
72 | extern void mxc_restart(enum reboot_mode, const char *); | 73 | void mxc_restart(enum reboot_mode, const char *); |
73 | extern void mxc_arch_reset_init(void __iomem *); | 74 | void mxc_arch_reset_init(void __iomem *); |
74 | extern void mxc_arch_reset_init_dt(void); | 75 | void mxc_arch_reset_init_dt(void); |
75 | extern int mx53_revision(void); | 76 | int mx53_revision(void); |
76 | extern int imx6q_revision(void); | 77 | void imx_set_aips(void __iomem *); |
77 | extern int mx53_display_revision(void); | 78 | int mxc_device_init(void); |
78 | extern void imx_set_aips(void __iomem *); | 79 | void imx_set_soc_revision(unsigned int rev); |
79 | extern int mxc_device_init(void); | 80 | unsigned int imx_get_soc_revision(void); |
81 | void imx_init_revision_from_anatop(void); | ||
82 | struct device *imx_soc_device_init(void); | ||
80 | 83 | ||
81 | enum mxc_cpu_pwr_mode { | 84 | enum mxc_cpu_pwr_mode { |
82 | WAIT_CLOCKED, /* wfi only */ | 85 | WAIT_CLOCKED, /* wfi only */ |
@@ -93,8 +96,8 @@ enum mx3_cpu_pwr_mode { | |||
93 | MX3_SLEEP, | 96 | MX3_SLEEP, |
94 | }; | 97 | }; |
95 | 98 | ||
96 | extern void mx3_cpu_lp_set(enum mx3_cpu_pwr_mode mode); | 99 | void mx3_cpu_lp_set(enum mx3_cpu_pwr_mode mode); |
97 | extern void imx_print_silicon_rev(const char *cpu, int srev); | 100 | void imx_print_silicon_rev(const char *cpu, int srev); |
98 | 101 | ||
99 | void avic_handle_irq(struct pt_regs *); | 102 | void avic_handle_irq(struct pt_regs *); |
100 | void tzic_handle_irq(struct pt_regs *); | 103 | void tzic_handle_irq(struct pt_regs *); |
@@ -108,54 +111,61 @@ void tzic_handle_irq(struct pt_regs *); | |||
108 | #define imx51_handle_irq tzic_handle_irq | 111 | #define imx51_handle_irq tzic_handle_irq |
109 | #define imx53_handle_irq tzic_handle_irq | 112 | #define imx53_handle_irq tzic_handle_irq |
110 | 113 | ||
111 | extern void imx_enable_cpu(int cpu, bool enable); | 114 | void imx_enable_cpu(int cpu, bool enable); |
112 | extern void imx_set_cpu_jump(int cpu, void *jump_addr); | 115 | void imx_set_cpu_jump(int cpu, void *jump_addr); |
113 | extern u32 imx_get_cpu_arg(int cpu); | 116 | u32 imx_get_cpu_arg(int cpu); |
114 | extern void imx_set_cpu_arg(int cpu, u32 arg); | 117 | void imx_set_cpu_arg(int cpu, u32 arg); |
115 | extern void v7_cpu_resume(void); | 118 | void v7_cpu_resume(void); |
116 | #ifdef CONFIG_SMP | 119 | #ifdef CONFIG_SMP |
117 | extern void v7_secondary_startup(void); | 120 | void v7_secondary_startup(void); |
118 | extern void imx_scu_map_io(void); | 121 | void imx_scu_map_io(void); |
119 | extern void imx_smp_prepare(void); | 122 | void imx_smp_prepare(void); |
120 | extern void imx_scu_standby_enable(void); | 123 | void imx_scu_standby_enable(void); |
121 | #else | 124 | #else |
122 | static inline void imx_scu_map_io(void) {} | 125 | static inline void imx_scu_map_io(void) {} |
123 | static inline void imx_smp_prepare(void) {} | 126 | static inline void imx_smp_prepare(void) {} |
124 | static inline void imx_scu_standby_enable(void) {} | 127 | static inline void imx_scu_standby_enable(void) {} |
125 | #endif | 128 | #endif |
126 | extern void imx_src_init(void); | 129 | void imx_src_init(void); |
127 | extern void imx_src_prepare_restart(void); | 130 | #ifdef CONFIG_HAVE_IMX_SRC |
128 | extern void imx_gpc_init(void); | 131 | void imx_src_prepare_restart(void); |
129 | extern void imx_gpc_pre_suspend(void); | 132 | #else |
130 | extern void imx_gpc_post_resume(void); | 133 | static inline void imx_src_prepare_restart(void) {} |
131 | extern void imx_gpc_mask_all(void); | 134 | #endif |
132 | extern void imx_gpc_restore_all(void); | 135 | void imx_gpc_init(void); |
133 | extern void imx_anatop_init(void); | 136 | void imx_gpc_pre_suspend(void); |
134 | extern void imx_anatop_pre_suspend(void); | 137 | void imx_gpc_post_resume(void); |
135 | extern void imx_anatop_post_resume(void); | 138 | void imx_gpc_mask_all(void); |
136 | extern u32 imx_anatop_get_digprog(void); | 139 | void imx_gpc_restore_all(void); |
137 | extern int imx6q_set_lpm(enum mxc_cpu_pwr_mode mode); | 140 | void imx_gpc_irq_mask(struct irq_data *d); |
138 | extern void imx6q_set_chicken_bit(void); | 141 | void imx_gpc_irq_unmask(struct irq_data *d); |
139 | 142 | void imx_anatop_init(void); | |
140 | extern void imx_cpu_die(unsigned int cpu); | 143 | void imx_anatop_pre_suspend(void); |
141 | extern int imx_cpu_kill(unsigned int cpu); | 144 | void imx_anatop_post_resume(void); |
145 | int imx6q_set_lpm(enum mxc_cpu_pwr_mode mode); | ||
146 | void imx6q_set_chicken_bit(void); | ||
147 | |||
148 | void imx_cpu_die(unsigned int cpu); | ||
149 | int imx_cpu_kill(unsigned int cpu); | ||
142 | 150 | ||
143 | #ifdef CONFIG_PM | 151 | #ifdef CONFIG_PM |
144 | extern void imx6q_pm_init(void); | 152 | void imx6q_pm_init(void); |
145 | extern void imx5_pm_init(void); | 153 | void imx6q_pm_set_ccm_base(void __iomem *base); |
154 | void imx5_pm_init(void); | ||
146 | #else | 155 | #else |
147 | static inline void imx6q_pm_init(void) {} | 156 | static inline void imx6q_pm_init(void) {} |
157 | static inline void imx6q_pm_set_ccm_base(void __iomem *base) {} | ||
148 | static inline void imx5_pm_init(void) {} | 158 | static inline void imx5_pm_init(void) {} |
149 | #endif | 159 | #endif |
150 | 160 | ||
151 | #ifdef CONFIG_NEON | 161 | #ifdef CONFIG_NEON |
152 | extern int mx51_neon_fixup(void); | 162 | int mx51_neon_fixup(void); |
153 | #else | 163 | #else |
154 | static inline int mx51_neon_fixup(void) { return 0; } | 164 | static inline int mx51_neon_fixup(void) { return 0; } |
155 | #endif | 165 | #endif |
156 | 166 | ||
157 | #ifdef CONFIG_CACHE_L2X0 | 167 | #ifdef CONFIG_CACHE_L2X0 |
158 | extern void imx_init_l2cache(void); | 168 | void imx_init_l2cache(void); |
159 | #else | 169 | #else |
160 | static inline void imx_init_l2cache(void) {} | 170 | static inline void imx_init_l2cache(void) {} |
161 | #endif | 171 | #endif |