diff options
author | Ezequiel Garcia <ezequiel.garcia@free-electrons.com> | 2013-10-18 19:02:29 -0400 |
---|---|---|
committer | Jason Cooper <jason@lakedaemon.net> | 2013-10-23 07:04:29 -0400 |
commit | f63834e6c6145fb7667ef0c645cbc52313e71c69 (patch) | |
tree | c7e075fca38361afbc188f8b031210dd2c7829ed /Documentation/devicetree/bindings/clock/mvebu-corediv-clock.txt | |
parent | 1deb122c724edfd799a4d7d0b88ff14c365c9e69 (diff) |
ARM: mvebu: Add Core Divider clock device-tree binding
The Armada 370/XP SoCs have a Core Divider clock providing
several clocks. For now, only the NAND clock is supported.
Reviewed-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
Signed-off-by: Ezequiel Garcia <ezequiel.garcia@free-electrons.com>
Signed-off-by: Jason Cooper <jason@lakedaemon.net>
Diffstat (limited to 'Documentation/devicetree/bindings/clock/mvebu-corediv-clock.txt')
-rw-r--r-- | Documentation/devicetree/bindings/clock/mvebu-corediv-clock.txt | 19 |
1 files changed, 19 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/clock/mvebu-corediv-clock.txt b/Documentation/devicetree/bindings/clock/mvebu-corediv-clock.txt new file mode 100644 index 000000000000..c62391fc0e39 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/mvebu-corediv-clock.txt | |||
@@ -0,0 +1,19 @@ | |||
1 | * Core Divider Clock bindings for Marvell MVEBU SoCs | ||
2 | |||
3 | The following is a list of provided IDs and clock names on Armada 370/XP: | ||
4 | 0 = nand (NAND clock) | ||
5 | |||
6 | Required properties: | ||
7 | - compatible : must be "marvell,armada-370-corediv-clock" | ||
8 | - reg : must be the register address of Core Divider control register | ||
9 | - #clock-cells : from common clock binding; shall be set to 1 | ||
10 | - clocks : must be set to the parent's phandle | ||
11 | |||
12 | Example: | ||
13 | |||
14 | corediv_clk: corediv-clocks@18740 { | ||
15 | compatible = "marvell,armada-370-corediv-clock"; | ||
16 | reg = <0x18740 0xc>; | ||
17 | #clock-cells = <1>; | ||
18 | clocks = <&pll>; | ||
19 | }; | ||