aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/powerpc/fsl/board.txt
diff options
context:
space:
mode:
Diffstat (limited to 'Documentation/devicetree/bindings/powerpc/fsl/board.txt')
-rw-r--r--Documentation/devicetree/bindings/powerpc/fsl/board.txt30
1 files changed, 12 insertions, 18 deletions
diff --git a/Documentation/devicetree/bindings/powerpc/fsl/board.txt b/Documentation/devicetree/bindings/powerpc/fsl/board.txt
index 380914e965e..39e941515a3 100644
--- a/Documentation/devicetree/bindings/powerpc/fsl/board.txt
+++ b/Documentation/devicetree/bindings/powerpc/fsl/board.txt
@@ -1,8 +1,3 @@
1Freescale Reference Board Bindings
2
3This document describes device tree bindings for various devices that
4exist on some Freescale reference boards.
5
6* Board Control and Status (BCSR) 1* Board Control and Status (BCSR)
7 2
8Required properties: 3Required properties:
@@ -17,26 +12,25 @@ Example:
17 reg = <f8000000 8000>; 12 reg = <f8000000 8000>;
18 }; 13 };
19 14
20* Freescale on-board FPGA 15* Freescale on board FPGA
21 16
22This is the memory-mapped registers for on board FPGA. 17This is the memory-mapped registers for on board FPGA.
23 18
24Required properities: 19Required properities:
25- compatible: should be a board-specific string followed by a string 20- compatible : should be "fsl,fpga-pixis".
26 indicating the type of FPGA. Example: 21- reg : should contain the address and the length of the FPPGA register
27 "fsl,<board>-fpga", "fsl,fpga-pixis" 22 set.
28- reg: should contain the address and the length of the FPGA register set.
29- interrupt-parent: should specify phandle for the interrupt controller. 23- interrupt-parent: should specify phandle for the interrupt controller.
30- interrupts: should specify event (wakeup) IRQ. 24- interrupts : should specify event (wakeup) IRQ.
31 25
32Example (P1022DS): 26Example (MPC8610HPCD):
33 27
34 board-control@3,0 { 28 board-control@e8000000 {
35 compatible = "fsl,p1022ds-fpga", "fsl,fpga-ngpixis"; 29 compatible = "fsl,fpga-pixis";
36 reg = <3 0 0x30>; 30 reg = <0xe8000000 32>;
37 interrupt-parent = <&mpic>; 31 interrupt-parent = <&mpic>;
38 interrupts = <8 8 0 0>; 32 interrupts = <8 8>;
39 }; 33 };
40 34
41* Freescale BCSR GPIO banks 35* Freescale BCSR GPIO banks
42 36