| Commit message (Collapse) | Author | Age |
|---|
| |
|
|
|
|
|
|
| |
Switch on the transceiver by default for board with canfd enabled
since canfd driver does not handle it.
Two CAN instances share the same switch.
Signed-off-by: Dong Aisheng <b29396@freescale.com>
|
| |
|
|
|
|
|
|
|
|
|
|
|
| |
This patch adds support for dynamically calculating the size of all
low power code (suspend, ddr freq change and low power idle). This allows
for easy code changes in the future.
This patch also moves the DDR frequency change code from lower 8K of the memory
allocated for IRAM page table to regular IRAM. With this the lower 8K of the
IRAM page table only contains suspend/resume and low power IDLE code. This
gives a little more flexibility to the cdoe size for suspend/resume and low
power IDLE.
Signed-off-by: Ranjani Vaidyanathan <Ranjani.Vaidyanathan@freescale.com>
|
| |
|
|
|
|
| |
Add enet sleep mode support for imx6sx arm2 platforms.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Enable cpufreq support for i.MX6SX, currently three setpoints
are supported, the freq/volt table are as below:
VDDARM_CAP VDDSOC_CAP
996M: 1.250V 1.175V
792M: 1.175V 1.175V
396M: 1.075V 1.175V
All upper voltages are 25mV higher then the minimum value defined
in datasheet, this 25mV is to cover board level IR drop.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
| |
|
|
|
|
|
|
|
|
| |
Per SoC team recommandation, update the gc400t QoS value to write 2
and Read 8. It can improve gpu performance in most case.
3d fill: 165->172Mpixel/s
2d fill: 190->228Mpixel/s
Signed-off-by: Loren HUANG <b02279@freescale.com>
|
| |
|
|
|
|
| |
Add flexcan support
Signed-off-by: Dong Aisheng <b29396@freescale.com>
|
| |
|
|
|
|
|
| |
We still do not have a framework for can tranceiver settings.
Use audxdata as workaround as before.
Signed-off-by: Dong Aisheng <b29396@freescale.com>
|
| |
|
|
|
|
| |
Enable cpuidle on i.MX6SX, derive from i.MX6Q cpuidle driver.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
| |
|
|
|
|
|
|
|
| |
- Init GPR1 register to select enet1 and enet2 refrence clock from
internal PLL.
- Add enet MAC address checking from fuse.
- Add some phy fixup, set RGMII IO voltage to 1.8V.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
|
It adds initial MSL support for i.mx6sx, including below features:
1. add cpu type check;
2. add system timer support;
3. add clock tree support;
4. add machine layer init support;
Signed-off-by: Anson Huang <b20788@freescale.com>
Signed-off-by: Nitin Garg <nitin.garg@freescale.com>
Signed-off-by: Ranjani Vaidyanathan <Ranjani.Vaidyanathan@freescale.com>
Acked-by: Jason Liu
|
