Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linux

Pull drm updates from Dave Airlie:
 "This is the main drm pull request for v4.2.

  I've one other new driver from freescale on my radar, it's been posted
  and reviewed, I'd just like to get someone to give it a last look, so
  maybe I'll send it or maybe I'll leave it.

  There is no major nouveau changes in here, Ben was working on
  something big, and we agreed it was a bit late, there wasn't anything
  else he considered urgent to merge.

  There might be another msm pull for some bits that are waiting on
  arm-soc, I'll see how we time it.

  This touches some "of" stuff, acks are in place except for the fixes
  to the build in various configs,t hat I just applied.

  Summary:

  New drivers:
      - virtio-gpu:
                KMS only pieces of driver for virtio-gpu in qemu.
                This is just the first part of this driver, enough to run
                unaccelerated userspace on. As qemu merges more we'll start
                adding the 3D features for the virgl 3d work.
      - amdgpu:
                a new driver from AMD to driver their newer GPUs. (VI+)
                It contains a new cleaner userspace API, and is a clean
                break from radeon moving forward, that AMD are going to
                concentrate on. It also contains a set of register headers
                auto generated from AMD internal database.

  core:
      - atomic modesetting API completed, enabled by default now.
      - Add support for mode_id blob to atomic ioctl to complete interface.
      - bunch of Displayport MST fixes
      - lots of misc fixes.

  panel:
      - new simple panels
      - fix some long-standing build issues with bridge drivers

  radeon:
      - VCE1 support
      - add a GPU reset counter for userspace
      - lots of fixes.

  amdkfd:
      - H/W debugger support module
      - static user-mode queues
      - support killing all the waves when a process terminates
      - use standard DECLARE_BITMAP

  i915:
      - Add Broxton support
      - S3, rotation support for Skylake
      - RPS booting tuning
      - CPT modeset sequence fixes
      - ns2501 dither support
      - enable cmd parser on haswell
      - cdclk handling fixes
      - gen8 dynamic pte allocation
      - lots of atomic conversion work

  exynos:
      - Add atomic modesetting support
      - Add iommu support
      - Consolidate drm driver initialization
      - and MIC, DECON and MIPI-DSI support for exynos5433

  omapdrm:
      - atomic modesetting support (fixes lots of things in rewrite)

  tegra:
      - DP aux transaction fixes
      - iommu support fix

  msm:
      - adreno a306 support
      - various dsi bits
      - various 64-bit fixes
      - NV12MT support

  rcar-du:
      - atomic and misc fixes

  sti:
      - fix HDMI timing complaince

  tilcdc:
      - use drm component API to access tda998x driver
      - fix module unloading

  qxl:
      - stability fixes"

* 'drm-next' of git://people.freedesktop.org/~airlied/linux: (872 commits)
  drm/nouveau: Pause between setting gpu to D3hot and cutting the power
  drm/dp/mst: close deadlock in connector destruction.
  drm: Always enable atomic API
  drm/vgem: Set unique to "vgem"
  of: fix a build error to of_graph_get_endpoint_by_regs function
  drm/dp/mst: take lock around looking up the branch device on hpd irq
  drm/dp/mst: make sure mst_primary mstb is valid in work function
  of: add EXPORT_SYMBOL for of_graph_get_endpoint_by_regs
  ARM: dts: rename the clock of MIPI DSI 'pll_clk' to 'sclk_mipi'
  drm/atomic: Don't set crtc_state->enable manually
  drm/exynos: dsi: do not set TE GPIO direction by input
  drm/exynos: dsi: add support for MIC driver as a bridge
  drm/exynos: dsi: add support for Exynos5433
  drm/exynos: dsi: make use of array for clock access
  drm/exynos: dsi: make use of driver data for static values
  drm/exynos: dsi: add macros for register access
  drm/exynos: dsi: rename pll_clk to sclk_clk
  drm/exynos: mic: add MIC driver
  of: add helper for getting endpoint node of specific identifiers
  drm/exynos: add Exynos5433 decon driver
  ...

7 files changed, 714 insertions, 40 deletions

diff --git a/include/uapi/drm/amdgpu_drm.h b/include/uapi/drm/amdgpu_drm.h
new file mode 100644
index 000000000000..d3f4832db289
--- /dev/null
+++ b/include/uapi/drm/amdgpu_drm.h
@@ -0,0 +1,631 @@
+/* amdgpu_drm.h -- Public header for the amdgpu driver -*- linux-c -*-
+ *
+ * Copyright 2000 Precision Insight, Inc., Cedar Park, Texas.
+ * Copyright 2000 VA Linux Systems, Inc., Fremont, California.
+ * Copyright 2002 Tungsten Graphics, Inc., Cedar Park, Texas.
+ * Copyright 2014 Advanced Micro Devices, Inc.
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in
+ * all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
+ * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
+ * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
+ * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ * OTHER DEALINGS IN THE SOFTWARE.
+ *
+ * Authors:
+ *    Kevin E. Martin <martin@valinux.com>
+ *    Gareth Hughes <gareth@valinux.com>
+ *    Keith Whitwell <keith@tungstengraphics.com>
+ */
+
+#ifndef __AMDGPU_DRM_H__
+#define __AMDGPU_DRM_H__
+
+#include <drm/drm.h>
+
+#define DRM_AMDGPU_GEM_CREATE           0x00
+#define DRM_AMDGPU_GEM_MMAP             0x01
+#define DRM_AMDGPU_CTX                  0x02
+#define DRM_AMDGPU_BO_LIST              0x03
+#define DRM_AMDGPU_CS                   0x04
+#define DRM_AMDGPU_INFO                 0x05
+#define DRM_AMDGPU_GEM_METADATA         0x06
+#define DRM_AMDGPU_GEM_WAIT_IDLE        0x07
+#define DRM_AMDGPU_GEM_VA               0x08
+#define DRM_AMDGPU_WAIT_CS              0x09
+#define DRM_AMDGPU_GEM_OP               0x10
+#define DRM_AMDGPU_GEM_USERPTR          0x11
+
+#define DRM_IOCTL_AMDGPU_GEM_CREATE     DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_CREATE, union drm_amdgpu_gem_create)
+#define DRM_IOCTL_AMDGPU_GEM_MMAP       DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_MMAP, union drm_amdgpu_gem_mmap)
+#define DRM_IOCTL_AMDGPU_CTX            DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_CTX, union drm_amdgpu_ctx)
+#define DRM_IOCTL_AMDGPU_BO_LIST        DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_BO_LIST, union drm_amdgpu_bo_list)
+#define DRM_IOCTL_AMDGPU_CS             DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_CS, union drm_amdgpu_cs)
+#define DRM_IOCTL_AMDGPU_INFO           DRM_IOW(DRM_COMMAND_BASE + DRM_AMDGPU_INFO, struct drm_amdgpu_info)
+#define DRM_IOCTL_AMDGPU_GEM_METADATA   DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_METADATA, struct drm_amdgpu_gem_metadata)
+#define DRM_IOCTL_AMDGPU_GEM_WAIT_IDLE  DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_WAIT_IDLE, union drm_amdgpu_gem_wait_idle)
+#define DRM_IOCTL_AMDGPU_GEM_VA         DRM_IOW(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_VA, struct drm_amdgpu_gem_va)
+#define DRM_IOCTL_AMDGPU_WAIT_CS        DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_WAIT_CS, union drm_amdgpu_wait_cs)
+#define DRM_IOCTL_AMDGPU_GEM_OP         DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_OP, struct drm_amdgpu_gem_op)
+#define DRM_IOCTL_AMDGPU_GEM_USERPTR    DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_USERPTR, struct drm_amdgpu_gem_userptr)
+
+#define AMDGPU_GEM_DOMAIN_CPU           0x1
+#define AMDGPU_GEM_DOMAIN_GTT           0x2
+#define AMDGPU_GEM_DOMAIN_VRAM          0x4
+#define AMDGPU_GEM_DOMAIN_GDS           0x8
+#define AMDGPU_GEM_DOMAIN_GWS           0x10
+#define AMDGPU_GEM_DOMAIN_OA            0x20
+
+/* Flag that CPU access will be required for the case of VRAM domain */
+#define AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED   (1 << 0)
+/* Flag that CPU access will not work, this VRAM domain is invisible */
+#define AMDGPU_GEM_CREATE_NO_CPU_ACCESS         (1 << 1)
+/* Flag that USWC attributes should be used for GTT */
+#define AMDGPU_GEM_CREATE_CPU_GTT_USWC          (1 << 2)
+
+struct drm_amdgpu_gem_create_in  {
+        /** the requested memory size */
+        uint64_t bo_size;
+        /** physical start_addr alignment in bytes for some HW requirements */
+        uint64_t alignment;
+        /** the requested memory domains */
+        uint64_t domains;
+        /** allocation flags */
+        uint64_t domain_flags;
+};
+
+struct drm_amdgpu_gem_create_out  {
+        /** returned GEM object handle */
+        uint32_t handle;
+        uint32_t _pad;
+};
+
+union drm_amdgpu_gem_create {
+        struct drm_amdgpu_gem_create_in         in;
+        struct drm_amdgpu_gem_create_out        out;
+};
+
+/** Opcode to create new residency list.  */
+#define AMDGPU_BO_LIST_OP_CREATE        0
+/** Opcode to destroy previously created residency list */
+#define AMDGPU_BO_LIST_OP_DESTROY       1
+/** Opcode to update resource information in the list */
+#define AMDGPU_BO_LIST_OP_UPDATE        2
+
+struct drm_amdgpu_bo_list_in {
+        /** Type of operation */
+        uint32_t operation;
+        /** Handle of list or 0 if we want to create one */
+        uint32_t list_handle;
+        /** Number of BOs in list  */
+        uint32_t bo_number;
+        /** Size of each element describing BO */
+        uint32_t bo_info_size;
+        /** Pointer to array describing BOs */
+        uint64_t bo_info_ptr;
+};
+
+struct drm_amdgpu_bo_list_entry {
+        /** Handle of BO */
+        uint32_t bo_handle;
+        /** New (if specified) BO priority to be used during migration */
+        uint32_t bo_priority;
+};
+
+struct drm_amdgpu_bo_list_out {
+        /** Handle of resource list  */
+        uint32_t list_handle;
+        uint32_t _pad;
+};
+
+union drm_amdgpu_bo_list {
+        struct drm_amdgpu_bo_list_in in;
+        struct drm_amdgpu_bo_list_out out;
+};
+
+/* context related */
+#define AMDGPU_CTX_OP_ALLOC_CTX 1
+#define AMDGPU_CTX_OP_FREE_CTX  2
+#define AMDGPU_CTX_OP_QUERY_STATE       3
+
+/* GPU reset status */
+#define AMDGPU_CTX_NO_RESET             0
+/* this the context caused it */
+#define AMDGPU_CTX_GUILTY_RESET         1
+/* some other context caused it */
+#define AMDGPU_CTX_INNOCENT_RESET       2
+/* unknown cause */
+#define AMDGPU_CTX_UNKNOWN_RESET        3
+
+struct drm_amdgpu_ctx_in {
+        /** AMDGPU_CTX_OP_* */
+        uint32_t        op;
+        /** For future use, no flags defined so far */
+        uint32_t        flags;
+        uint32_t        ctx_id;
+        uint32_t        _pad;
+};
+
+union drm_amdgpu_ctx_out {
+                struct {
+                        uint32_t        ctx_id;
+                        uint32_t        _pad;
+                } alloc;
+
+                struct {
+                        /** For future use, no flags defined so far */
+                        uint64_t        flags;
+                        /** Number of resets caused by this context so far. */
+                        uint32_t        hangs;
+                        /** Reset status since the last call of the ioctl. */
+                        uint32_t        reset_status;
+                } state;
+};
+
+union drm_amdgpu_ctx {
+        struct drm_amdgpu_ctx_in in;
+        union drm_amdgpu_ctx_out out;
+};
+
+/*
+ * This is not a reliable API and you should expect it to fail for any
+ * number of reasons and have fallback path that do not use userptr to
+ * perform any operation.
+ */
+#define AMDGPU_GEM_USERPTR_READONLY     (1 << 0)
+#define AMDGPU_GEM_USERPTR_ANONONLY     (1 << 1)
+#define AMDGPU_GEM_USERPTR_VALIDATE     (1 << 2)
+#define AMDGPU_GEM_USERPTR_REGISTER     (1 << 3)
+
+struct drm_amdgpu_gem_userptr {
+        uint64_t                addr;
+        uint64_t                size;
+        /* AMDGPU_GEM_USERPTR_* */
+        uint32_t                flags;
+        /* Resulting GEM handle */
+        uint32_t                handle;
+};
+
+/* same meaning as the GB_TILE_MODE and GL_MACRO_TILE_MODE fields */
+#define AMDGPU_TILING_ARRAY_MODE_SHIFT                  0
+#define AMDGPU_TILING_ARRAY_MODE_MASK                   0xf
+#define AMDGPU_TILING_PIPE_CONFIG_SHIFT                 4
+#define AMDGPU_TILING_PIPE_CONFIG_MASK                  0x1f
+#define AMDGPU_TILING_TILE_SPLIT_SHIFT                  9
+#define AMDGPU_TILING_TILE_SPLIT_MASK                   0x7
+#define AMDGPU_TILING_MICRO_TILE_MODE_SHIFT             12
+#define AMDGPU_TILING_MICRO_TILE_MODE_MASK              0x7
+#define AMDGPU_TILING_BANK_WIDTH_SHIFT                  15
+#define AMDGPU_TILING_BANK_WIDTH_MASK                   0x3
+#define AMDGPU_TILING_BANK_HEIGHT_SHIFT                 17
+#define AMDGPU_TILING_BANK_HEIGHT_MASK                  0x3
+#define AMDGPU_TILING_MACRO_TILE_ASPECT_SHIFT           19
+#define AMDGPU_TILING_MACRO_TILE_ASPECT_MASK            0x3
+#define AMDGPU_TILING_NUM_BANKS_SHIFT                   21
+#define AMDGPU_TILING_NUM_BANKS_MASK                    0x3
+
+#define AMDGPU_TILING_SET(field, value) \
+        (((value) & AMDGPU_TILING_##field##_MASK) << AMDGPU_TILING_##field##_SHIFT)
+#define AMDGPU_TILING_GET(value, field) \
+        (((value) >> AMDGPU_TILING_##field##_SHIFT) & AMDGPU_TILING_##field##_MASK)
+
+#define AMDGPU_GEM_METADATA_OP_SET_METADATA                  1
+#define AMDGPU_GEM_METADATA_OP_GET_METADATA                  2
+
+/** The same structure is shared for input/output */
+struct drm_amdgpu_gem_metadata {
+        /** GEM Object handle */
+        uint32_t        handle;
+        /** Do we want get or set metadata */
+        uint32_t        op;
+        struct {
+                /** For future use, no flags defined so far */
+                uint64_t        flags;
+                /** family specific tiling info */
+                uint64_t        tiling_info;
+                uint32_t        data_size_bytes;
+                uint32_t        data[64];
+        } data;
+};
+
+struct drm_amdgpu_gem_mmap_in {
+        /** the GEM object handle */
+        uint32_t handle;
+        uint32_t _pad;
+};
+
+struct drm_amdgpu_gem_mmap_out {
+        /** mmap offset from the vma offset manager */
+        uint64_t addr_ptr;
+};
+
+union drm_amdgpu_gem_mmap {
+        struct drm_amdgpu_gem_mmap_in   in;
+        struct drm_amdgpu_gem_mmap_out out;
+};
+
+struct drm_amdgpu_gem_wait_idle_in {
+        /** GEM object handle */
+        uint32_t handle;
+        /** For future use, no flags defined so far */
+        uint32_t flags;
+        /** Absolute timeout to wait */
+        uint64_t timeout;
+};
+
+struct drm_amdgpu_gem_wait_idle_out {
+        /** BO status:  0 - BO is idle, 1 - BO is busy */
+        uint32_t status;
+        /** Returned current memory domain */
+        uint32_t domain;
+};
+
+union drm_amdgpu_gem_wait_idle {
+        struct drm_amdgpu_gem_wait_idle_in  in;
+        struct drm_amdgpu_gem_wait_idle_out out;
+};
+
+struct drm_amdgpu_wait_cs_in {
+        /** Command submission handle */
+        uint64_t handle;
+        /** Absolute timeout to wait */
+        uint64_t timeout;
+        uint32_t ip_type;
+        uint32_t ip_instance;
+        uint32_t ring;
+        uint32_t ctx_id;
+};
+
+struct drm_amdgpu_wait_cs_out {
+        /** CS status:  0 - CS completed, 1 - CS still busy */
+        uint64_t status;
+};
+
+union drm_amdgpu_wait_cs {
+        struct drm_amdgpu_wait_cs_in in;
+        struct drm_amdgpu_wait_cs_out out;
+};
+
+#define AMDGPU_GEM_OP_GET_GEM_CREATE_INFO       0
+#define AMDGPU_GEM_OP_SET_PLACEMENT             1
+
+/* Sets or returns a value associated with a buffer. */
+struct drm_amdgpu_gem_op {
+        /** GEM object handle */
+        uint32_t        handle;
+        /** AMDGPU_GEM_OP_* */
+        uint32_t        op;
+        /** Input or return value */
+        uint64_t        value;
+};
+
+#define AMDGPU_VA_OP_MAP                        1
+#define AMDGPU_VA_OP_UNMAP                      2
+
+/* Mapping flags */
+/* readable mapping */
+#define AMDGPU_VM_PAGE_READABLE         (1 << 1)
+/* writable mapping */
+#define AMDGPU_VM_PAGE_WRITEABLE        (1 << 2)
+/* executable mapping, new for VI */
+#define AMDGPU_VM_PAGE_EXECUTABLE       (1 << 3)
+
+struct drm_amdgpu_gem_va {
+        /** GEM object handle */
+        uint32_t handle;
+        uint32_t _pad;
+        /** AMDGPU_VA_OP_* */
+        uint32_t operation;
+        /** AMDGPU_VM_PAGE_* */
+        uint32_t flags;
+        /** va address to assign . Must be correctly aligned.*/
+        uint64_t va_address;
+        /** Specify offset inside of BO to assign. Must be correctly aligned.*/
+        uint64_t offset_in_bo;
+        /** Specify mapping size. Must be correctly aligned. */
+        uint64_t map_size;
+};
+
+#define AMDGPU_HW_IP_GFX          0
+#define AMDGPU_HW_IP_COMPUTE      1
+#define AMDGPU_HW_IP_DMA          2
+#define AMDGPU_HW_IP_UVD          3
+#define AMDGPU_HW_IP_VCE          4
+#define AMDGPU_HW_IP_NUM          5
+
+#define AMDGPU_HW_IP_INSTANCE_MAX_COUNT 1
+
+#define AMDGPU_CHUNK_ID_IB              0x01
+#define AMDGPU_CHUNK_ID_FENCE           0x02
+
+struct drm_amdgpu_cs_chunk {
+        uint32_t                chunk_id;
+        uint32_t                length_dw;
+        uint64_t                chunk_data;
+};
+
+struct drm_amdgpu_cs_in {
+        /** Rendering context id */
+        uint32_t                ctx_id;
+        /**  Handle of resource list associated with CS */
+        uint32_t                bo_list_handle;
+        uint32_t                num_chunks;
+        uint32_t                _pad;
+        /** this points to uint64_t * which point to cs chunks */
+        uint64_t                chunks;
+};
+
+struct drm_amdgpu_cs_out {
+        uint64_t handle;
+};
+
+union drm_amdgpu_cs {
+        struct drm_amdgpu_cs_in in;
+        struct drm_amdgpu_cs_out out;
+};
+
+/* Specify flags to be used for IB */
+
+/* This IB should be submitted to CE */
+#define AMDGPU_IB_FLAG_CE       (1<<0)
+
+/* CE Preamble */
+#define AMDGPU_IB_FLAG_PREAMBLE (1<<1)
+
+struct drm_amdgpu_cs_chunk_ib {
+        uint32_t _pad;
+        /** AMDGPU_IB_FLAG_* */
+        uint32_t flags;
+        /** Virtual address to begin IB execution */
+        uint64_t va_start;
+        /** Size of submission */
+        uint32_t ib_bytes;
+        /** HW IP to submit to */
+        uint32_t ip_type;
+        /** HW IP index of the same type to submit to  */
+        uint32_t ip_instance;
+        /** Ring index to submit to */
+        uint32_t ring;
+};
+
+struct drm_amdgpu_cs_chunk_fence {
+        uint32_t handle;
+        uint32_t offset;
+};
+
+struct drm_amdgpu_cs_chunk_data {
+        union {
+                struct drm_amdgpu_cs_chunk_ib           ib_data;
+                struct drm_amdgpu_cs_chunk_fence        fence_data;
+        };
+};
+
+/**
+ *  Query h/w info: Flag that this is integrated (a.h.a. fusion) GPU
+ *
+ */
+#define AMDGPU_IDS_FLAGS_FUSION         0x1
+
+/* indicate if acceleration can be working */
+#define AMDGPU_INFO_ACCEL_WORKING               0x00
+/* get the crtc_id from the mode object id? */
+#define AMDGPU_INFO_CRTC_FROM_ID                0x01
+/* query hw IP info */
+#define AMDGPU_INFO_HW_IP_INFO                  0x02
+/* query hw IP instance count for the specified type */
+#define AMDGPU_INFO_HW_IP_COUNT                 0x03
+/* timestamp for GL_ARB_timer_query */
+#define AMDGPU_INFO_TIMESTAMP                   0x05
+/* Query the firmware version */
+#define AMDGPU_INFO_FW_VERSION                  0x0e
+        /* Subquery id: Query VCE firmware version */
+        #define AMDGPU_INFO_FW_VCE              0x1
+        /* Subquery id: Query UVD firmware version */
+        #define AMDGPU_INFO_FW_UVD              0x2
+        /* Subquery id: Query GMC firmware version */
+        #define AMDGPU_INFO_FW_GMC              0x03
+        /* Subquery id: Query GFX ME firmware version */
+        #define AMDGPU_INFO_FW_GFX_ME           0x04
+        /* Subquery id: Query GFX PFP firmware version */
+        #define AMDGPU_INFO_FW_GFX_PFP          0x05
+        /* Subquery id: Query GFX CE firmware version */
+        #define AMDGPU_INFO_FW_GFX_CE           0x06
+        /* Subquery id: Query GFX RLC firmware version */
+        #define AMDGPU_INFO_FW_GFX_RLC          0x07
+        /* Subquery id: Query GFX MEC firmware version */
+        #define AMDGPU_INFO_FW_GFX_MEC          0x08
+        /* Subquery id: Query SMC firmware version */
+        #define AMDGPU_INFO_FW_SMC              0x0a
+        /* Subquery id: Query SDMA firmware version */
+        #define AMDGPU_INFO_FW_SDMA             0x0b
+/* number of bytes moved for TTM migration */
+#define AMDGPU_INFO_NUM_BYTES_MOVED             0x0f
+/* the used VRAM size */
+#define AMDGPU_INFO_VRAM_USAGE                  0x10
+/* the used GTT size */
+#define AMDGPU_INFO_GTT_USAGE                   0x11
+/* Information about GDS, etc. resource configuration */
+#define AMDGPU_INFO_GDS_CONFIG                  0x13
+/* Query information about VRAM and GTT domains */
+#define AMDGPU_INFO_VRAM_GTT                    0x14
+/* Query information about register in MMR address space*/
+#define AMDGPU_INFO_READ_MMR_REG                0x15
+/* Query information about device: rev id, family, etc. */
+#define AMDGPU_INFO_DEV_INFO                    0x16
+/* visible vram usage */
+#define AMDGPU_INFO_VIS_VRAM_USAGE              0x17
+
+#define AMDGPU_INFO_MMR_SE_INDEX_SHIFT  0
+#define AMDGPU_INFO_MMR_SE_INDEX_MASK   0xff
+#define AMDGPU_INFO_MMR_SH_INDEX_SHIFT  8
+#define AMDGPU_INFO_MMR_SH_INDEX_MASK   0xff
+
+/* Input structure for the INFO ioctl */
+struct drm_amdgpu_info {
+        /* Where the return value will be stored */
+        uint64_t return_pointer;
+        /* The size of the return value. Just like "size" in "snprintf",
+         * it limits how many bytes the kernel can write. */
+        uint32_t return_size;
+        /* The query request id. */
+        uint32_t query;
+
+        union {
+                struct {
+                        uint32_t id;
+                        uint32_t _pad;
+                } mode_crtc;
+
+                struct {
+                        /** AMDGPU_HW_IP_* */
+                        uint32_t type;
+                        /**
+                         * Index of the IP if there are more IPs of the same
+                         * type. Ignored by AMDGPU_INFO_HW_IP_COUNT.
+                         */
+                        uint32_t ip_instance;
+                } query_hw_ip;
+
+                struct {
+                        uint32_t dword_offset;
+                        /** number of registers to read */
+                        uint32_t count;
+                        uint32_t instance;
+                        /** For future use, no flags defined so far */
+                        uint32_t flags;
+                } read_mmr_reg;
+
+                struct {
+                        /** AMDGPU_INFO_FW_* */
+                        uint32_t fw_type;
+                        /**
+                         * Index of the IP if there are more IPs of
+                         * the same type.
+                         */
+                        uint32_t ip_instance;
+                        /**
+                         * Index of the engine. Whether this is used depends
+                         * on the firmware type. (e.g. MEC, SDMA)
+                         */
+                        uint32_t index;
+                        uint32_t _pad;
+                } query_fw;
+        };
+};
+
+struct drm_amdgpu_info_gds {
+        /** GDS GFX partition size */
+        uint32_t gds_gfx_partition_size;
+        /** GDS compute partition size */
+        uint32_t compute_partition_size;
+        /** total GDS memory size */
+        uint32_t gds_total_size;
+        /** GWS size per GFX partition */
+        uint32_t gws_per_gfx_partition;
+        /** GSW size per compute partition */
+        uint32_t gws_per_compute_partition;
+        /** OA size per GFX partition */
+        uint32_t oa_per_gfx_partition;
+        /** OA size per compute partition */
+        uint32_t oa_per_compute_partition;
+        uint32_t _pad;
+};
+
+struct drm_amdgpu_info_vram_gtt {
+        uint64_t vram_size;
+        uint64_t vram_cpu_accessible_size;
+        uint64_t gtt_size;
+};
+
+struct drm_amdgpu_info_firmware {
+        uint32_t ver;
+        uint32_t feature;
+};
+
+#define AMDGPU_VRAM_TYPE_UNKNOWN 0
+#define AMDGPU_VRAM_TYPE_GDDR1 1
+#define AMDGPU_VRAM_TYPE_DDR2  2
+#define AMDGPU_VRAM_TYPE_GDDR3 3
+#define AMDGPU_VRAM_TYPE_GDDR4 4
+#define AMDGPU_VRAM_TYPE_GDDR5 5
+#define AMDGPU_VRAM_TYPE_HBM   6
+#define AMDGPU_VRAM_TYPE_DDR3  7
+
+struct drm_amdgpu_info_device {
+        /** PCI Device ID */
+        uint32_t device_id;
+        /** Internal chip revision: A0, A1, etc.) */
+        uint32_t chip_rev;
+        uint32_t external_rev;
+        /** Revision id in PCI Config space */
+        uint32_t pci_rev;
+        uint32_t family;
+        uint32_t num_shader_engines;
+        uint32_t num_shader_arrays_per_engine;
+        /* in KHz */
+        uint32_t gpu_counter_freq;
+        uint64_t max_engine_clock;
+        uint64_t max_memory_clock;
+        /* cu information */
+        uint32_t cu_active_number;
+        uint32_t cu_ao_mask;
+        uint32_t cu_bitmap[4][4];
+        /** Render backend pipe mask. One render backend is CB+DB. */
+        uint32_t enabled_rb_pipes_mask;
+        uint32_t num_rb_pipes;
+        uint32_t num_hw_gfx_contexts;
+        uint32_t _pad;
+        uint64_t ids_flags;
+        /** Starting virtual address for UMDs. */
+        uint64_t virtual_address_offset;
+        /** The maximum virtual address */
+        uint64_t virtual_address_max;
+        /** Required alignment of virtual addresses. */
+        uint32_t virtual_address_alignment;
+        /** Page table entry - fragment size */
+        uint32_t pte_fragment_size;
+        uint32_t gart_page_size;
+        /** constant engine ram size*/
+        uint32_t ce_ram_size;
+        /** video memory type info*/
+        uint32_t vram_type;
+        /** video memory bit width*/
+        uint32_t vram_bit_width;
+};
+
+struct drm_amdgpu_info_hw_ip {
+        /** Version of h/w IP */
+        uint32_t  hw_ip_version_major;
+        uint32_t  hw_ip_version_minor;
+        /** Capabilities */
+        uint64_t  capabilities_flags;
+        /** command buffer address start alignment*/
+        uint32_t  ib_start_alignment;
+        /** command buffer size alignment*/
+        uint32_t  ib_size_alignment;
+        /** Bitmask of available rings. Bit 0 means ring 0, etc. */
+        uint32_t  available_rings;
+        uint32_t  _pad;
+};
+
+/*
+ * Supported GPU families
+ */
+#define AMDGPU_FAMILY_UNKNOWN                   0
+#define AMDGPU_FAMILY_CI                        120 /* Bonaire, Hawaii */
+#define AMDGPU_FAMILY_KV                        125 /* Kaveri, Kabini, Mullins */
+#define AMDGPU_FAMILY_VI                        130 /* Iceland, Tonga */
+#define AMDGPU_FAMILY_CZ                        135 /* Carrizo */
+
+#endif
diff --git a/include/uapi/drm/drm.h b/include/uapi/drm/drm.h
index ff6ef62d084b..3801584a0c53 100644
--- a/include/uapi/drm/drm.h
+++ b/include/uapi/drm/drm.h
@@ -786,6 +786,8 @@ struct drm_prime_handle {
 #define DRM_IOCTL_MODE_OBJ_SETPROPERTY  DRM_IOWR(0xBA, struct drm_mode_obj_set_property)
 #define DRM_IOCTL_MODE_CURSOR2          DRM_IOWR(0xBB, struct drm_mode_cursor2)
 #define DRM_IOCTL_MODE_ATOMIC           DRM_IOWR(0xBC, struct drm_mode_atomic)
+#define DRM_IOCTL_MODE_CREATEPROPBLOB   DRM_IOWR(0xBD, struct drm_mode_create_blob)
+#define DRM_IOCTL_MODE_DESTROYPROPBLOB  DRM_IOWR(0xBE, struct drm_mode_destroy_blob)
 
 /**
  * Device specific ioctls should only be in their respective headers
diff --git a/include/uapi/drm/drm_fourcc.h b/include/uapi/drm/drm_fourcc.h
index 07735822a28f..2f295cde657e 100644
--- a/include/uapi/drm/drm_fourcc.h
+++ b/include/uapi/drm/drm_fourcc.h
@@ -207,4 +207,19 @@
  */
 #define I915_FORMAT_MOD_Yf_TILED fourcc_mod_code(INTEL, 3)
 
+/*
+ * Tiled, NV12MT, grouped in 64 (pixels) x 32 (lines) -sized macroblocks
+ *
+ * Macroblocks are laid in a Z-shape, and each pixel data is following the
+ * standard NV12 style.
+ * As for NV12, an image is the result of two frame buffers: one for Y,
+ * one for the interleaved Cb/Cr components (1/2 the height of the Y buffer).
+ * Alignment requirements are (for each buffer):
+ * - multiple of 128 pixels for the width
+ * - multiple of  32 pixels for the height
+ *
+ * For more information: see http://linuxtv.org/downloads/v4l-dvb-apis/re32.html
+ */
+#define DRM_FORMAT_MOD_SAMSUNG_64_32_TILE       fourcc_mod_code(SAMSUNG, 1)
+
 #endif /* DRM_FOURCC_H */
diff --git a/include/uapi/drm/drm_mode.h b/include/uapi/drm/drm_mode.h
index dbeba949462a..359107ab629e 100644
--- a/include/uapi/drm/drm_mode.h
+++ b/include/uapi/drm/drm_mode.h
@@ -558,4 +558,24 @@ struct drm_mode_atomic {
         __u64 user_data;
 };
 
+/**
+ * Create a new 'blob' data property, copying length bytes from data pointer,
+ * and returning new blob ID.
+ */
+struct drm_mode_create_blob {
+        /** Pointer to data to copy. */
+        __u64 data;
+        /** Length of data to copy. */
+        __u32 length;
+        /** Return: new property ID. */
+        __u32 blob_id;
+};
+
+/**
+ * Destroy a user-created blob property.
+ */
+struct drm_mode_destroy_blob {
+        __u32 blob_id;
+};
+
 #endif
diff --git a/include/uapi/drm/i915_drm.h b/include/uapi/drm/i915_drm.h
index 551b6737f5df..6e1a2ed116cb 100644
--- a/include/uapi/drm/i915_drm.h
+++ b/include/uapi/drm/i915_drm.h
@@ -171,8 +171,12 @@ typedef struct _drm_i915_sarea {
 #define I915_BOX_TEXTURE_LOAD  0x8
 #define I915_BOX_LOST_CONTEXT  0x10
 
-/* I915 specific ioctls
- * The device specific ioctl range is 0x40 to 0x79.
+/*
+ * i915 specific ioctls.
+ *
+ * The device specific ioctl range is [DRM_COMMAND_BASE, DRM_COMMAND_END) ie
+ * [0x40, 0xa0) (a0 is excluded). The numbers below are defined as offset
+ * against DRM_COMMAND_BASE and should be between [0x0, 0x60).
  */
 #define DRM_I915_INIT           0x00
 #define DRM_I915_FLUSH          0x01
@@ -996,6 +1000,7 @@ struct drm_intel_overlay_put_image {
 /* flags */
 #define I915_OVERLAY_UPDATE_ATTRS       (1<<0)
 #define I915_OVERLAY_UPDATE_GAMMA       (1<<1)
+#define I915_OVERLAY_DISABLE_DEST_COLORKEY      (1<<2)
 struct drm_intel_overlay_attrs {
         __u32 flags;
         __u32 color_key;
diff --git a/include/uapi/drm/msm_drm.h b/include/uapi/drm/msm_drm.h
index 0664c31f010c..75a232b9a970 100644
--- a/include/uapi/drm/msm_drm.h
+++ b/include/uapi/drm/msm_drm.h
@@ -23,7 +23,7 @@
 
 /* Please note that modifications to all structs defined here are
  * subject to backwards-compatibility constraints:
- *  1) Do not use pointers, use uint64_t instead for 32 bit / 64 bit
+ *  1) Do not use pointers, use __u64 instead for 32 bit / 64 bit
  *     user/kernel compatibility
  *  2) Keep fields aligned to their size
  *  3) Because of how drm_ioctl() works, we can add new fields at
@@ -44,8 +44,8 @@
  * same as 'struct timespec' but 32/64b ABI safe.
  */
 struct drm_msm_timespec {
-        int64_t tv_sec;          /* seconds */
-        int64_t tv_nsec;         /* nanoseconds */
+        __s64 tv_sec;          /* seconds */
+        __s64 tv_nsec;         /* nanoseconds */
 };
 
 #define MSM_PARAM_GPU_ID     0x01
@@ -53,9 +53,9 @@ struct drm_msm_timespec {
 #define MSM_PARAM_CHIP_ID    0x03
 
 struct drm_msm_param {
-        uint32_t pipe;           /* in, MSM_PIPE_x */
-        uint32_t param;          /* in, MSM_PARAM_x */
-        uint64_t value;          /* out (get_param) or in (set_param) */
+        __u32 pipe;           /* in, MSM_PIPE_x */
+        __u32 param;          /* in, MSM_PARAM_x */
+        __u64 value;          /* out (get_param) or in (set_param) */
 };
 
 /*
@@ -77,15 +77,15 @@ struct drm_msm_param {
                               MSM_BO_UNCACHED)
 
 struct drm_msm_gem_new {
-        uint64_t size;           /* in */
-        uint32_t flags;          /* in, mask of MSM_BO_x */
-        uint32_t handle;         /* out */
+        __u64 size;           /* in */
+        __u32 flags;          /* in, mask of MSM_BO_x */
+        __u32 handle;         /* out */
 };
 
 struct drm_msm_gem_info {
-        uint32_t handle;         /* in */
-        uint32_t pad;
-        uint64_t offset;         /* out, offset to pass to mmap() */
+        __u32 handle;         /* in */
+        __u32 pad;
+        __u64 offset;         /* out, offset to pass to mmap() */
 };
 
 #define MSM_PREP_READ        0x01
@@ -95,13 +95,13 @@ struct drm_msm_gem_info {
 #define MSM_PREP_FLAGS       (MSM_PREP_READ | MSM_PREP_WRITE | MSM_PREP_NOSYNC)
 
 struct drm_msm_gem_cpu_prep {
-        uint32_t handle;         /* in */
-        uint32_t op;             /* in, mask of MSM_PREP_x */
+        __u32 handle;         /* in */
+        __u32 op;             /* in, mask of MSM_PREP_x */
         struct drm_msm_timespec timeout;   /* in */
 };
 
 struct drm_msm_gem_cpu_fini {
-        uint32_t handle;         /* in */
+        __u32 handle;         /* in */
 };
 
 /*
@@ -120,11 +120,11 @@ struct drm_msm_gem_cpu_fini {
  * otherwise EINVAL.
  */
 struct drm_msm_gem_submit_reloc {
-        uint32_t submit_offset;  /* in, offset from submit_bo */
-        uint32_t or;             /* in, value OR'd with result */
-        int32_t  shift;          /* in, amount of left shift (can be negative) */
-        uint32_t reloc_idx;      /* in, index of reloc_bo buffer */
-        uint64_t reloc_offset;   /* in, offset from start of reloc_bo */
+        __u32 submit_offset;  /* in, offset from submit_bo */
+        __u32 or;             /* in, value OR'd with result */
+        __s32  shift;          /* in, amount of left shift (can be negative) */
+        __u32 reloc_idx;      /* in, index of reloc_bo buffer */
+        __u64 reloc_offset;   /* in, offset from start of reloc_bo */
 };
 
 /* submit-types:
@@ -139,13 +139,13 @@ struct drm_msm_gem_submit_reloc {
 #define MSM_SUBMIT_CMD_IB_TARGET_BUF   0x0002
 #define MSM_SUBMIT_CMD_CTX_RESTORE_BUF 0x0003
 struct drm_msm_gem_submit_cmd {
-        uint32_t type;           /* in, one of MSM_SUBMIT_CMD_x */
-        uint32_t submit_idx;     /* in, index of submit_bo cmdstream buffer */
-        uint32_t submit_offset;  /* in, offset into submit_bo */
-        uint32_t size;           /* in, cmdstream size */
-        uint32_t pad;
-        uint32_t nr_relocs;      /* in, number of submit_reloc's */
-        uint64_t __user relocs;  /* in, ptr to array of submit_reloc's */
+        __u32 type;           /* in, one of MSM_SUBMIT_CMD_x */
+        __u32 submit_idx;     /* in, index of submit_bo cmdstream buffer */
+        __u32 submit_offset;  /* in, offset into submit_bo */
+        __u32 size;           /* in, cmdstream size */
+        __u32 pad;
+        __u32 nr_relocs;      /* in, number of submit_reloc's */
+        __u64 __user relocs;  /* in, ptr to array of submit_reloc's */
 };
 
 /* Each buffer referenced elsewhere in the cmdstream submit (ie. the
@@ -165,9 +165,9 @@ struct drm_msm_gem_submit_cmd {
 #define MSM_SUBMIT_BO_FLAGS            (MSM_SUBMIT_BO_READ | MSM_SUBMIT_BO_WRITE)
 
 struct drm_msm_gem_submit_bo {
-        uint32_t flags;          /* in, mask of MSM_SUBMIT_BO_x */
-        uint32_t handle;         /* in, GEM handle */
-        uint64_t presumed;       /* in/out, presumed buffer address */
+        __u32 flags;          /* in, mask of MSM_SUBMIT_BO_x */
+        __u32 handle;         /* in, GEM handle */
+        __u64 presumed;       /* in/out, presumed buffer address */
 };
 
 /* Each cmdstream submit consists of a table of buffers involved, and
@@ -175,12 +175,12 @@ struct drm_msm_gem_submit_bo {
  * (context-restore), and IB buffers needed for per tile/bin draw cmds.
  */
 struct drm_msm_gem_submit {
-        uint32_t pipe;           /* in, MSM_PIPE_x */
-        uint32_t fence;          /* out */
-        uint32_t nr_bos;         /* in, number of submit_bo's */
-        uint32_t nr_cmds;        /* in, number of submit_cmd's */
-        uint64_t __user bos;     /* in, ptr to array of submit_bo's */
-        uint64_t __user cmds;    /* in, ptr to array of submit_cmd's */
+        __u32 pipe;           /* in, MSM_PIPE_x */
+        __u32 fence;          /* out */
+        __u32 nr_bos;         /* in, number of submit_bo's */
+        __u32 nr_cmds;        /* in, number of submit_cmd's */
+        __u64 __user bos;     /* in, ptr to array of submit_bo's */
+        __u64 __user cmds;    /* in, ptr to array of submit_cmd's */
 };
 
 /* The normal way to synchronize with the GPU is just to CPU_PREP on
@@ -191,8 +191,8 @@ struct drm_msm_gem_submit {
  * APIs without requiring a dummy bo to synchronize on.
  */
 struct drm_msm_wait_fence {
-        uint32_t fence;          /* in */
-        uint32_t pad;
+        __u32 fence;          /* in */
+        __u32 pad;
         struct drm_msm_timespec timeout;   /* in */
 };
 
diff --git a/include/uapi/drm/radeon_drm.h b/include/uapi/drm/radeon_drm.h
index 94d44ab2fda1..1ef76661e1a1 100644
--- a/include/uapi/drm/radeon_drm.h
+++ b/include/uapi/drm/radeon_drm.h
@@ -1039,6 +1039,7 @@ struct drm_radeon_cs {
 #define RADEON_INFO_CURRENT_GPU_MCLK    0x23
 #define RADEON_INFO_READ_REG            0x24
 #define RADEON_INFO_VA_UNMAP_WORKING    0x25
+#define RADEON_INFO_GPU_RESET_COUNTER   0x26
 
 struct drm_radeon_info {
         uint32_t                request;