drm/i915: Force CL2 off in CHV x1 PHY

We can choose to leave the display PHY CL2 powerdown up to some hardware
signals, or we can force it. The BXT code forces the nonexistent CL2 in
the x1 PHY to power down. Follow suit on CHV. Maybe it can still save
some extra power by disabling some extra logic in CL1, or something.

Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: Deepak S <deepak.s@linux.intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>

1 files changed, 9 insertions, 0 deletions

diff --git a/drivers/gpu/drm/i915/intel_runtime_pm.c b/drivers/gpu/drm/i915/intel_runtime_pm.c
index ef043b2c06b2..a0df156ee92e 100644
--- a/drivers/gpu/drm/i915/intel_runtime_pm.c
+++ b/drivers/gpu/drm/i915/intel_runtime_pm.c
@@ -996,6 +996,15 @@ static void chv_dpio_cmn_power_well_enable(struct drm_i915_private *dev_priv,
                 tmp = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW6_CH1);
                 tmp |= DPIO_DYNPWRDOWNEN_CH1;
                 vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW6_CH1, tmp);
+        } else {
+                /*
+                 * Force the non-existing CL2 off. BXT does this
+                 * too, so maybe it saves some power even though
+                 * CL2 doesn't exist?
+                 */
+                tmp = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW30);
+                tmp |= DPIO_CL2_LDOFUSE_PWRENB;
+                vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW30, tmp);
         }
 
         mutex_unlock(&dev_priv->sb_lock);