blob: 11ae955834e95eecc23be7cc0352170fe852f4ac (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
/*
* Tegra Graphics Host VI
*
* Copyright (c) 2015-2018, NVIDIA Corporation. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef __TEGRA_VI4_H__
#define __TEGRA_VI4_H__
#include <media/mc_common.h>
struct reset_control;
extern struct vi_notify_driver nvhost_vi_notify_driver;
void nvhost_vi_notify_error(struct platform_device *);
struct nvhost_vi_dev {
struct nvhost_vi_notify_dev *hvnd;
struct reset_control *vi_reset;
struct reset_control *vi_tsc_reset;
struct dentry *debug_dir;
int error_irq;
bool busy;
atomic_t overflow;
atomic_t notify_overflow;
atomic_t fmlite_overflow;
struct tegra_mc_vi mc_vi;
unsigned int vi_bypass_bw;
};
int nvhost_vi4_prepare_poweroff(struct platform_device *);
int nvhost_vi4_finalize_poweron(struct platform_device *);
void nvhost_vi4_idle(struct platform_device *);
void nvhost_vi4_busy(struct platform_device *);
void nvhost_vi4_reset(struct platform_device *);
int nvhost_vi4_aggregate_constraints(struct platform_device *dev,
int clk_index,
unsigned long floor_rate,
unsigned long pixelrate,
unsigned long bw_constraint);
int vi4_v4l2_set_la(struct platform_device *pdev,
u32 vi_bypass_bw, u32 is_ioctl);
#endif
|
