1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
|
/*
* NVIDIA Tegra CSI Device Header
*
* Copyright (c) 2015-2019, NVIDIA CORPORATION. All rights reserved.
*
* Author: Bryan Wu <pengw@nvidia.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
#ifndef __CSI_H_
#define __CSI_H_
#include <media/media-entity.h>
#include <media/v4l2-async.h>
#include <media/v4l2-ctrls.h>
#include <media/v4l2-subdev.h>
#include <media/camera_common.h>
#include <media/vi2_registers.h>
#include <media/csi4_registers.h>
#include <linux/platform_device.h>
#include "soc/tegra/camrtc-capture.h"
#define MAX_CSI_BLOCK_LANES 4
#define NUM_TPG_INSTANCE 6
#define csi_port_is_valid(port) (port > NVCSI_PORT_H ? 0 : 1)
enum camera_gang_mode {
CAMERA_NO_GANG_MODE = 0,
CAMERA_GANG_L_R = 1,
CAMERA_GANG_T_B,
CAMERA_GANG_R_L,
CAMERA_GANG_B_T
};
struct tegra_channel;
struct tpg_frmfmt {
struct v4l2_frmsize_discrete frmsize;
int pixel_format;
int framerate;
int h_blank;
int v_blank;
};
struct tegra_csi_port {
void __iomem *pixel_parser;
void __iomem *cil;
void __iomem *tpg;
u32 csi_port;
u32 stream_id;
u32 virtual_channel_id;
/* One pair of sink/source pad has one format */
struct v4l2_mbus_framefmt format;
const struct tegra_video_format *core_format;
unsigned int lanes;
unsigned int framerate;
unsigned int h_blank;
unsigned int v_blank;
};
struct tegra_csi_device {
struct device *dev;
struct platform_device *pdev;
char devname[32];
void __iomem *iomem_base;
void __iomem *iomem[3];
struct clk *plld_dsi;
struct clk *plld;
struct camera_common_data s_data[6];
struct tegra_csi_port *ports;
struct media_pad *pads;
unsigned int clk_freq;
int num_ports;
int num_channels;
struct list_head csi_chans;
struct tegra_csi_channel *tpg_start;
const struct tegra_csi_fops *fops;
const struct tpg_frmfmt *tpg_frmfmt_table;
unsigned int tpg_frmfmt_table_size;
atomic_t power_ref;
struct dentry *debugdir;
struct mutex source_update;
int tpg_active;
int sensor_active;
/* num_tpg_channels is a fixed number per soc*/
int num_tpg_channels;
};
/*
* subdev: channel subdev
* numports: Number of CSI ports in use for this channel
* numlanes: Number of CIL lanes in use
*/
struct tegra_csi_channel {
struct list_head list;
struct v4l2_subdev subdev;
struct media_pad *pads;
struct media_pipeline pipe;
struct v4l2_subdev *sensor_sd;
struct tegra_csi_device *csi;
struct tegra_csi_port *ports;
unsigned char port[TEGRA_CSI_BLOCKS];
struct mutex format_lock;
unsigned int numports;
unsigned int numlanes;
unsigned int pg_mode;
struct camera_common_data *s_data;
unsigned int id;
atomic_t is_streaming;
struct device_node *of_node;
};
static inline struct tegra_csi_channel *to_csi_chan(struct v4l2_subdev *subdev)
{
return container_of(subdev, struct tegra_csi_channel, subdev);
}
static inline struct tegra_csi_device *to_csi(struct v4l2_subdev *subdev)
{
struct tegra_csi_channel *chan = to_csi_chan(subdev);
return chan->csi;
}
u32 read_phy_mode_from_dt(struct tegra_csi_channel *chan);
u32 read_settle_time_from_dt(struct tegra_csi_channel *chan);
u32 read_discontinuous_clk_from_dt(struct tegra_csi_channel *chan);
u64 read_pixel_clk_from_dt(struct tegra_csi_channel *chan);
void set_csi_portinfo(struct tegra_csi_device *csi,
unsigned int port, unsigned int numlanes);
void tegra_csi_status(struct tegra_csi_channel *chan, int port_idx);
int tegra_csi_error(struct tegra_csi_channel *chan, int port_idx);
int tegra_csi_start_streaming(struct tegra_csi_channel *chan, int port_idx);
void tegra_csi_stop_streaming(struct tegra_csi_channel *chan, int port_idx);
void tegra_csi_error_recover(struct tegra_csi_channel *chan, int port_idx);
int tegra_csi_init(struct tegra_csi_device *csi,
struct platform_device *pdev);
int tegra_csi_mipi_calibrate(struct tegra_csi_device *csi,
bool on);
int tegra_csi_media_controller_init(struct tegra_csi_device *csi,
struct platform_device *pdev);
int tegra_csi_media_controller_remove(struct tegra_csi_device *csi);
struct tegra_csi_device *tegra_get_mc_csi(void);
int tpg_csi_media_controller_init(struct tegra_csi_device *csi, int pg_mode);
void tpg_csi_media_controller_cleanup(struct tegra_csi_device *csi);
/* helper functions to calculate clock setting times */
unsigned int tegra_csi_clk_settling_time(
struct tegra_csi_device *csi,
const unsigned int csicil_clk_mhz);
unsigned int tegra_csi_ths_settling_time(
struct tegra_csi_device *csi,
const unsigned int csicil_clk_mhz,
const unsigned int mipi_clk_mhz);
#endif
|
