summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/include
diff options
context:
space:
mode:
authorDavid Nieto <dmartineznie@nvidia.com>2017-10-04 13:44:40 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2017-10-13 16:42:30 -0400
commite02d14e7542aed80c8f37c12a1d5df127146fbd3 (patch)
tree2d5ee7974648921491a782bf8fde0d0fd3624348 /drivers/gpu/nvgpu/include
parent036e4ea2442d27cdbce6d67683ea629ed82ed208 (diff)
gpu: nvgpu: ce: tsg and large vidmem support
Some GPUs require all channels to be on TSG and also have larger than 4GB vidmem sizes which were not supported on the previous CE2 code. This change creates a new property to track if the copy engine needs to encapsulate its kernel context on tsg and also modifies the copy engine code to support much larger copies without dramatically increasing the PB size. JIRA: EVLR-1990 Change-Id: Ieb4acba0c787eb96cb9c7cd97f884d2119d445aa Signed-off-by: David Nieto <dmartineznie@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1573216 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-by: Alex Waterman <alexw@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Nirav Patel <nipatel@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/include')
-rw-r--r--drivers/gpu/nvgpu/include/nvgpu/enabled.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/include/nvgpu/enabled.h b/drivers/gpu/nvgpu/include/nvgpu/enabled.h
index 41758fe7..8c0bb9d3 100644
--- a/drivers/gpu/nvgpu/include/nvgpu/enabled.h
+++ b/drivers/gpu/nvgpu/include/nvgpu/enabled.h
@@ -42,6 +42,8 @@ struct gk20a;
42#define NVGPU_MM_HONORS_APERTURE 17 42#define NVGPU_MM_HONORS_APERTURE 17
43/* unified or split memory with separate vidmem? */ 43/* unified or split memory with separate vidmem? */
44#define NVGPU_MM_UNIFIED_MEMORY 18 44#define NVGPU_MM_UNIFIED_MEMORY 18
45/* kernel mode ce vidmem clearing channels need to be in a tsg */
46#define NVGPU_MM_CE_TSG_REQUIRED 19
45 47
46/* 48/*
47 * Security flags 49 * Security flags