summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gv11b/gr_gv11b.c
diff options
context:
space:
mode:
authorseshendra Gadagottu <sgadagottu@nvidia.com>2018-01-30 16:05:47 -0500
committermobile promotions <svcmobile_promotions@nvidia.com>2018-01-31 15:37:36 -0500
commit8e523a9a53088cd6b8645ab2b9ea8b3cd7cd5e9d (patch)
tree23e374cac0d95d19075e0a3f22b0251058f94387 /drivers/gpu/nvgpu/gv11b/gr_gv11b.c
parentcb9f8bae1aeacf9da0d5fea2da36baa43e9a586b (diff)
gpu: nvgpu: gv11b: disable cbm alpha/beta cache invalidates
Disabled CBM alpha and beta cache invalidates as required by hw. Since these registers are context switched out, added these invalidates as part of gr init sequence, so golden context restore these settings for all contexts. Bug 2040262 Change-Id: Iffdd03f2ac6440ddd615899c407cfee692460918 Signed-off-by: seshendra Gadagottu <sgadagottu@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1648948 Reviewed-by: Sami Kiminki <skiminki@nvidia.com> Tested-by: Sami Kiminki <skiminki@nvidia.com> Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> GVS: Gerrit_Virtual_Submit Tested-by: Chris Dragan <kdragan@nvidia.com> Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gv11b/gr_gv11b.c')
-rw-r--r--drivers/gpu/nvgpu/gv11b/gr_gv11b.c8
1 files changed, 8 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/gv11b/gr_gv11b.c b/drivers/gpu/nvgpu/gv11b/gr_gv11b.c
index 61529a01..857f4944 100644
--- a/drivers/gpu/nvgpu/gv11b/gr_gv11b.c
+++ b/drivers/gpu/nvgpu/gv11b/gr_gv11b.c
@@ -2711,6 +2711,14 @@ int gr_gv11b_init_fs_state(struct gk20a *g)
2711 gr_gpcs_tpcs_sm_texio_control_oor_addr_check_mode_arm_63_48_match_f()); 2711 gr_gpcs_tpcs_sm_texio_control_oor_addr_check_mode_arm_63_48_match_f());
2712 gk20a_writel(g, gr_gpcs_tpcs_sm_texio_control_r(), data); 2712 gk20a_writel(g, gr_gpcs_tpcs_sm_texio_control_r(), data);
2713 2713
2714 /* Disable CBM alpha and beta invalidations for l2 */
2715 data = gk20a_readl(g, gr_gpcs_ppcs_cbm_debug_r());
2716 data = set_field(data, gr_gpcs_ppcs_cbm_debug_invalidate_alpha_m(),
2717 gr_gpcs_ppcs_cbm_debug_invalidate_alpha_disable_f());
2718 data = set_field(data, gr_gpcs_ppcs_cbm_debug_invalidate_beta_m(),
2719 gr_gpcs_ppcs_cbm_debug_invalidate_beta_disable_f());
2720 gk20a_writel(g, gr_gpcs_ppcs_cbm_debug_r(), data);
2721
2714 data = gk20a_readl(g, gr_gpcs_tpcs_sm_disp_ctrl_r()); 2722 data = gk20a_readl(g, gr_gpcs_tpcs_sm_disp_ctrl_r());
2715 data = set_field(data, gr_gpcs_tpcs_sm_disp_ctrl_re_suppress_m(), 2723 data = set_field(data, gr_gpcs_tpcs_sm_disp_ctrl_re_suppress_m(),
2716 gr_gpcs_tpcs_sm_disp_ctrl_re_suppress_disable_f()); 2724 gr_gpcs_tpcs_sm_disp_ctrl_re_suppress_disable_f());