summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gp10b/regops_gp10b.h
diff options
context:
space:
mode:
authorsmadhavan <smadhavan@nvidia.com>2018-09-11 03:21:19 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2018-09-25 00:17:51 -0400
commit9e5f456f2b784656b44233b5ce5fc0f05f71bb3d (patch)
treea2c2e4250f81dc94d584675af486018aed4c2570 /drivers/gpu/nvgpu/gp10b/regops_gp10b.h
parent3c3f80a687ae95c36341d9bf1753f63dfc4a06af (diff)
nvgpu: gp10b: MISRA Rule 21.2 header guard fixes
MISRA rule 21.2 doesn't allow the use of macro names which start with an underscore. These leading underscores are to be removed from the macro names. This patch will fix such violations in gp10b by renaming them to follow the convention, 'NVGPU_PARENT-DIR_HEADER-NAME' when there is no keyword repetition between file name and directory or 'NVGPU_HEADER-NAME' when there is repetition. JIRA NVGPU-1028 Change-Id: If66863e568d74a0bc7473cf8decacece1e1069f3 Signed-off-by: smadhavan <smadhavan@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1819163 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gp10b/regops_gp10b.h')
-rw-r--r--drivers/gpu/nvgpu/gp10b/regops_gp10b.h6
1 files changed, 3 insertions, 3 deletions
diff --git a/drivers/gpu/nvgpu/gp10b/regops_gp10b.h b/drivers/gpu/nvgpu/gp10b/regops_gp10b.h
index e8b9f325..9971b0d2 100644
--- a/drivers/gpu/nvgpu/gp10b/regops_gp10b.h
+++ b/drivers/gpu/nvgpu/gp10b/regops_gp10b.h
@@ -22,8 +22,8 @@
22 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER 22 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
23 * DEALINGS IN THE SOFTWARE. 23 * DEALINGS IN THE SOFTWARE.
24 */ 24 */
25#ifndef __REGOPS_GP10B_H_ 25#ifndef NVGPU_REGOPS_GP10B_H
26#define __REGOPS_GP10B_H_ 26#define NVGPU_REGOPS_GP10B_H
27 27
28struct dbg_session_gk20a; 28struct dbg_session_gk20a;
29 29
@@ -41,4 +41,4 @@ const struct regop_offset_range *gp10b_get_qctl_whitelist_ranges(void);
41u64 gp10b_get_qctl_whitelist_ranges_count(void); 41u64 gp10b_get_qctl_whitelist_ranges_count(void);
42int gp10b_apply_smpc_war(struct dbg_session_gk20a *dbg_s); 42int gp10b_apply_smpc_war(struct dbg_session_gk20a *dbg_s);
43 43
44#endif /* __REGOPS_GP10B_H_ */ 44#endif /* NVGPU_REGOPS_GP10B_H */