1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
|
/*
* Copyright (c) 2016-2018, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#ifndef NVGPU_PMUIF_GPMUIFTHERM_H
#define NVGPU_PMUIF_GPMUIFTHERM_H
#include <nvgpu/flcnif_cmn.h>
#define NV_PMU_THERM_CMD_ID_RPC 0x00000002
#define NV_PMU_THERM_MSG_ID_RPC 0x00000002
#define NV_PMU_THERM_RPC_ID_SLCT 0x00000000
#define NV_PMU_THERM_RPC_ID_SLCT_EVENT_TEMP_TH_SET 0x00000006
#define NV_PMU_THERM_EVENT_THERMAL_1 0x00000004
#define NV_PMU_THERM_CMD_ID_HW_SLOWDOWN_NOTIFICATION 0x00000001
#define NV_RM_PMU_THERM_HW_SLOWDOWN_NOTIFICATION_REQUEST_ENABLE 0x00000001
#define NV_PMU_THERM_MSG_ID_EVENT_HW_SLOWDOWN_NOTIFICATION 0x00000001
struct nv_pmu_therm_rpc_slct_event_temp_th_set {
s32 temp_threshold;
u8 event_id;
flcn_status flcn_stat;
};
struct nv_pmu_therm_rpc_slct {
u32 mask_enabled;
flcn_status flcn_stat;
};
struct nv_pmu_therm_rpc {
u8 function;
bool b_supported;
union {
struct nv_pmu_therm_rpc_slct slct;
struct nv_pmu_therm_rpc_slct_event_temp_th_set slct_event_temp_th_set;
} params;
};
struct nv_pmu_therm_cmd_rpc {
u8 cmd_type;
u8 pad[3];
struct nv_pmu_allocation request;
};
struct nv_pmu_therm_cmd_hw_slowdown_notification {
u8 cmd_type;
u8 request;
};
#define NV_PMU_THERM_CMD_RPC_ALLOC_OFFSET \
offsetof(struct nv_pmu_therm_cmd_rpc, request)
struct nv_pmu_therm_cmd {
union {
u8 cmd_type;
struct nv_pmu_therm_cmd_rpc rpc;
struct nv_pmu_therm_cmd_hw_slowdown_notification hw_slct_notification;
};
};
struct nv_pmu_therm_msg_rpc {
u8 msg_type;
u8 rsvd[3];
struct nv_pmu_allocation response;
};
struct nv_pmu_therm_msg_event_hw_slowdown_notification {
u8 msg_type;
u32 mask;
};
#define NV_PMU_THERM_MSG_RPC_ALLOC_OFFSET \
offsetof(struct nv_pmu_therm_msg_rpc, response)
struct nv_pmu_therm_msg {
union {
u8 msg_type;
struct nv_pmu_therm_msg_rpc rpc;
struct nv_pmu_therm_msg_event_hw_slowdown_notification hw_slct_msg;
};
};
#endif /* NVGPU_PMUIF_GPMUIFTHERM_H */
|
