1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
|
/*
* Copyright (c) 2014-2018, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
/*
* Function naming determines intended use:
*
* <x>_r(void) : Returns the offset for register <x>.
*
* <x>_o(void) : Returns the offset for element <x>.
*
* <x>_w(void) : Returns the word offset for word (4 byte) element <x>.
*
* <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits.
*
* <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
* and masked to place it at field <y> of register <x>. This value
* can be |'d with others to produce a full register value for
* register <x>.
*
* <x>_<y>_m(void) : Returns a mask for field <y> of register <x>. This
* value can be ~'d and then &'d to clear the value of field <y> for
* register <x>.
*
* <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted
* to place it at field <y> of register <x>. This value can be |'d
* with others to produce a full register value for <x>.
*
* <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
* <x> value 'r' after being shifted to place its LSB at bit 0.
* This value is suitable for direct comparison with other unshifted
* values appropriate for use in field <y> of register <x>.
*
* <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for
* field <y> of register <x>. This value is suitable for direct
* comparison with unshifted values appropriate for use in field <y>
* of register <x>.
*/
#ifndef _hw_ram_gp10b_h_
#define _hw_ram_gp10b_h_
static inline u32 ram_in_ramfc_s(void)
{
return 4096U;
}
static inline u32 ram_in_ramfc_w(void)
{
return 0U;
}
static inline u32 ram_in_page_dir_base_target_f(u32 v)
{
return (v & 0x3U) << 0U;
}
static inline u32 ram_in_page_dir_base_target_w(void)
{
return 128U;
}
static inline u32 ram_in_page_dir_base_target_vid_mem_f(void)
{
return 0x0U;
}
static inline u32 ram_in_page_dir_base_target_sys_mem_coh_f(void)
{
return 0x2U;
}
static inline u32 ram_in_page_dir_base_target_sys_mem_ncoh_f(void)
{
return 0x3U;
}
static inline u32 ram_in_page_dir_base_vol_w(void)
{
return 128U;
}
static inline u32 ram_in_page_dir_base_vol_true_f(void)
{
return 0x4U;
}
static inline u32 ram_in_page_dir_base_fault_replay_tex_f(u32 v)
{
return (v & 0x1U) << 4U;
}
static inline u32 ram_in_page_dir_base_fault_replay_tex_m(void)
{
return 0x1U << 4U;
}
static inline u32 ram_in_page_dir_base_fault_replay_tex_w(void)
{
return 128U;
}
static inline u32 ram_in_page_dir_base_fault_replay_tex_true_f(void)
{
return 0x10U;
}
static inline u32 ram_in_page_dir_base_fault_replay_gcc_f(u32 v)
{
return (v & 0x1U) << 5U;
}
static inline u32 ram_in_page_dir_base_fault_replay_gcc_m(void)
{
return 0x1U << 5U;
}
static inline u32 ram_in_page_dir_base_fault_replay_gcc_w(void)
{
return 128U;
}
static inline u32 ram_in_page_dir_base_fault_replay_gcc_true_f(void)
{
return 0x20U;
}
static inline u32 ram_in_use_ver2_pt_format_f(u32 v)
{
return (v & 0x1U) << 10U;
}
static inline u32 ram_in_use_ver2_pt_format_m(void)
{
return 0x1U << 10U;
}
static inline u32 ram_in_use_ver2_pt_format_w(void)
{
return 128U;
}
static inline u32 ram_in_use_ver2_pt_format_true_f(void)
{
return 0x400U;
}
static inline u32 ram_in_use_ver2_pt_format_false_f(void)
{
return 0x0U;
}
static inline u32 ram_in_big_page_size_f(u32 v)
{
return (v & 0x1U) << 11U;
}
static inline u32 ram_in_big_page_size_m(void)
{
return 0x1U << 11U;
}
static inline u32 ram_in_big_page_size_w(void)
{
return 128U;
}
static inline u32 ram_in_big_page_size_128kb_f(void)
{
return 0x0U;
}
static inline u32 ram_in_big_page_size_64kb_f(void)
{
return 0x800U;
}
static inline u32 ram_in_page_dir_base_lo_f(u32 v)
{
return (v & 0xfffffU) << 12U;
}
static inline u32 ram_in_page_dir_base_lo_w(void)
{
return 128U;
}
static inline u32 ram_in_page_dir_base_hi_f(u32 v)
{
return (v & 0xffU) << 0U;
}
static inline u32 ram_in_page_dir_base_hi_w(void)
{
return 129U;
}
static inline u32 ram_in_adr_limit_lo_f(u32 v)
{
return (v & 0xfffffU) << 12U;
}
static inline u32 ram_in_adr_limit_lo_w(void)
{
return 130U;
}
static inline u32 ram_in_adr_limit_hi_f(u32 v)
{
return (v & 0xffffffffU) << 0U;
}
static inline u32 ram_in_adr_limit_hi_w(void)
{
return 131U;
}
static inline u32 ram_in_engine_cs_w(void)
{
return 132U;
}
static inline u32 ram_in_engine_cs_wfi_v(void)
{
return 0x00000000U;
}
static inline u32 ram_in_engine_cs_wfi_f(void)
{
return 0x0U;
}
static inline u32 ram_in_engine_cs_fg_v(void)
{
return 0x00000001U;
}
static inline u32 ram_in_engine_cs_fg_f(void)
{
return 0x8U;
}
static inline u32 ram_in_gr_cs_w(void)
{
return 132U;
}
static inline u32 ram_in_gr_cs_wfi_f(void)
{
return 0x0U;
}
static inline u32 ram_in_gr_wfi_target_w(void)
{
return 132U;
}
static inline u32 ram_in_gr_wfi_mode_w(void)
{
return 132U;
}
static inline u32 ram_in_gr_wfi_mode_physical_v(void)
{
return 0x00000000U;
}
static inline u32 ram_in_gr_wfi_mode_physical_f(void)
{
return 0x0U;
}
static inline u32 ram_in_gr_wfi_mode_virtual_v(void)
{
return 0x00000001U;
}
static inline u32 ram_in_gr_wfi_mode_virtual_f(void)
{
return 0x4U;
}
static inline u32 ram_in_gr_wfi_ptr_lo_f(u32 v)
{
return (v & 0xfffffU) << 12U;
}
static inline u32 ram_in_gr_wfi_ptr_lo_w(void)
{
return 132U;
}
static inline u32 ram_in_gr_wfi_ptr_hi_f(u32 v)
{
return (v & 0xffU) << 0U;
}
static inline u32 ram_in_gr_wfi_ptr_hi_w(void)
{
return 133U;
}
static inline u32 ram_in_base_shift_v(void)
{
return 0x0000000cU;
}
static inline u32 ram_in_alloc_size_v(void)
{
return 0x00001000U;
}
static inline u32 ram_fc_size_val_v(void)
{
return 0x00000200U;
}
static inline u32 ram_fc_gp_put_w(void)
{
return 0U;
}
static inline u32 ram_fc_userd_w(void)
{
return 2U;
}
static inline u32 ram_fc_userd_hi_w(void)
{
return 3U;
}
static inline u32 ram_fc_signature_w(void)
{
return 4U;
}
static inline u32 ram_fc_gp_get_w(void)
{
return 5U;
}
static inline u32 ram_fc_pb_get_w(void)
{
return 6U;
}
static inline u32 ram_fc_pb_get_hi_w(void)
{
return 7U;
}
static inline u32 ram_fc_pb_top_level_get_w(void)
{
return 8U;
}
static inline u32 ram_fc_pb_top_level_get_hi_w(void)
{
return 9U;
}
static inline u32 ram_fc_acquire_w(void)
{
return 12U;
}
static inline u32 ram_fc_semaphorea_w(void)
{
return 14U;
}
static inline u32 ram_fc_semaphoreb_w(void)
{
return 15U;
}
static inline u32 ram_fc_semaphorec_w(void)
{
return 16U;
}
static inline u32 ram_fc_semaphored_w(void)
{
return 17U;
}
static inline u32 ram_fc_gp_base_w(void)
{
return 18U;
}
static inline u32 ram_fc_gp_base_hi_w(void)
{
return 19U;
}
static inline u32 ram_fc_gp_fetch_w(void)
{
return 20U;
}
static inline u32 ram_fc_pb_fetch_w(void)
{
return 21U;
}
static inline u32 ram_fc_pb_fetch_hi_w(void)
{
return 22U;
}
static inline u32 ram_fc_pb_put_w(void)
{
return 23U;
}
static inline u32 ram_fc_pb_put_hi_w(void)
{
return 24U;
}
static inline u32 ram_fc_pb_header_w(void)
{
return 33U;
}
static inline u32 ram_fc_pb_count_w(void)
{
return 34U;
}
static inline u32 ram_fc_subdevice_w(void)
{
return 37U;
}
static inline u32 ram_fc_formats_w(void)
{
return 39U;
}
static inline u32 ram_fc_allowed_syncpoints_w(void)
{
return 58U;
}
static inline u32 ram_fc_syncpointa_w(void)
{
return 41U;
}
static inline u32 ram_fc_syncpointb_w(void)
{
return 42U;
}
static inline u32 ram_fc_target_w(void)
{
return 43U;
}
static inline u32 ram_fc_hce_ctrl_w(void)
{
return 57U;
}
static inline u32 ram_fc_chid_w(void)
{
return 58U;
}
static inline u32 ram_fc_chid_id_f(u32 v)
{
return (v & 0xfffU) << 0U;
}
static inline u32 ram_fc_chid_id_w(void)
{
return 0U;
}
static inline u32 ram_fc_config_w(void)
{
return 61U;
}
static inline u32 ram_fc_runlist_timeslice_w(void)
{
return 62U;
}
static inline u32 ram_userd_base_shift_v(void)
{
return 0x00000009U;
}
static inline u32 ram_userd_chan_size_v(void)
{
return 0x00000200U;
}
static inline u32 ram_userd_put_w(void)
{
return 16U;
}
static inline u32 ram_userd_get_w(void)
{
return 17U;
}
static inline u32 ram_userd_ref_w(void)
{
return 18U;
}
static inline u32 ram_userd_put_hi_w(void)
{
return 19U;
}
static inline u32 ram_userd_ref_threshold_w(void)
{
return 20U;
}
static inline u32 ram_userd_top_level_get_w(void)
{
return 22U;
}
static inline u32 ram_userd_top_level_get_hi_w(void)
{
return 23U;
}
static inline u32 ram_userd_get_hi_w(void)
{
return 24U;
}
static inline u32 ram_userd_gp_get_w(void)
{
return 34U;
}
static inline u32 ram_userd_gp_put_w(void)
{
return 35U;
}
static inline u32 ram_userd_gp_top_level_get_w(void)
{
return 22U;
}
static inline u32 ram_userd_gp_top_level_get_hi_w(void)
{
return 23U;
}
static inline u32 ram_rl_entry_size_v(void)
{
return 0x00000008U;
}
static inline u32 ram_rl_entry_chid_f(u32 v)
{
return (v & 0xfffU) << 0U;
}
static inline u32 ram_rl_entry_id_f(u32 v)
{
return (v & 0xfffU) << 0U;
}
static inline u32 ram_rl_entry_type_f(u32 v)
{
return (v & 0x1U) << 13U;
}
static inline u32 ram_rl_entry_type_chid_f(void)
{
return 0x0U;
}
static inline u32 ram_rl_entry_type_tsg_f(void)
{
return 0x2000U;
}
static inline u32 ram_rl_entry_timeslice_scale_f(u32 v)
{
return (v & 0xfU) << 14U;
}
static inline u32 ram_rl_entry_timeslice_scale_3_f(void)
{
return 0xc000U;
}
static inline u32 ram_rl_entry_timeslice_timeout_f(u32 v)
{
return (v & 0xffU) << 18U;
}
static inline u32 ram_rl_entry_timeslice_timeout_128_f(void)
{
return 0x2000000U;
}
static inline u32 ram_rl_entry_tsg_length_f(u32 v)
{
return (v & 0x3fU) << 26U;
}
#endif
|