aboutsummaryrefslogtreecommitdiffstats
path: root/include/nvgpu/hw/gp10b/hw_mc_gp10b.h
blob: 39c132aecb9cf461052246b67c519c7949407e1e (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
/*
 * Copyright (c) 2014-2018, NVIDIA CORPORATION.  All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */
/*
 * Function naming determines intended use:
 *
 *     <x>_r(void) : Returns the offset for register <x>.
 *
 *     <x>_o(void) : Returns the offset for element <x>.
 *
 *     <x>_w(void) : Returns the word offset for word (4 byte) element <x>.
 *
 *     <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits.
 *
 *     <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
 *         and masked to place it at field <y> of register <x>.  This value
 *         can be |'d with others to produce a full register value for
 *         register <x>.
 *
 *     <x>_<y>_m(void) : Returns a mask for field <y> of register <x>.  This
 *         value can be ~'d and then &'d to clear the value of field <y> for
 *         register <x>.
 *
 *     <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted
 *         to place it at field <y> of register <x>.  This value can be |'d
 *         with others to produce a full register value for <x>.
 *
 *     <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
 *         <x> value 'r' after being shifted to place its LSB at bit 0.
 *         This value is suitable for direct comparison with other unshifted
 *         values appropriate for use in field <y> of register <x>.
 *
 *     <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for
 *         field <y> of register <x>.  This value is suitable for direct
 *         comparison with unshifted values appropriate for use in field <y>
 *         of register <x>.
 */
#ifndef _hw_mc_gp10b_h_
#define _hw_mc_gp10b_h_

static inline u32 mc_boot_0_r(void)
{
	return 0x00000000U;
}
static inline u32 mc_boot_0_architecture_v(u32 r)
{
	return (r >> 24U) & 0x1fU;
}
static inline u32 mc_boot_0_implementation_v(u32 r)
{
	return (r >> 20U) & 0xfU;
}
static inline u32 mc_boot_0_major_revision_v(u32 r)
{
	return (r >> 4U) & 0xfU;
}
static inline u32 mc_boot_0_minor_revision_v(u32 r)
{
	return (r >> 0U) & 0xfU;
}
static inline u32 mc_intr_r(u32 i)
{
	return 0x00000100U + i*4U;
}
static inline u32 mc_intr_pfifo_pending_f(void)
{
	return 0x100U;
}
static inline u32 mc_intr_replayable_fault_pending_f(void)
{
	return 0x200U;
}
static inline u32 mc_intr_pfb_pending_f(void)
{
	return 0x2000U;
}
static inline u32 mc_intr_pgraph_pending_f(void)
{
	return 0x1000U;
}
static inline u32 mc_intr_pmu_pending_f(void)
{
	return 0x1000000U;
}
static inline u32 mc_intr_ltc_pending_f(void)
{
	return 0x2000000U;
}
static inline u32 mc_intr_priv_ring_pending_f(void)
{
	return 0x40000000U;
}
static inline u32 mc_intr_pbus_pending_f(void)
{
	return 0x10000000U;
}
static inline u32 mc_intr_en_r(u32 i)
{
	return 0x00000140U + i*4U;
}
static inline u32 mc_intr_en_set_r(u32 i)
{
	return 0x00000160U + i*4U;
}
static inline u32 mc_intr_en_clear_r(u32 i)
{
	return 0x00000180U + i*4U;
}
static inline u32 mc_enable_r(void)
{
	return 0x00000200U;
}
static inline u32 mc_enable_xbar_enabled_f(void)
{
	return 0x4U;
}
static inline u32 mc_enable_l2_enabled_f(void)
{
	return 0x8U;
}
static inline u32 mc_enable_pmedia_s(void)
{
	return 1U;
}
static inline u32 mc_enable_pmedia_f(u32 v)
{
	return (v & 0x1U) << 4U;
}
static inline u32 mc_enable_pmedia_m(void)
{
	return 0x1U << 4U;
}
static inline u32 mc_enable_pmedia_v(u32 r)
{
	return (r >> 4U) & 0x1U;
}
static inline u32 mc_enable_priv_ring_enabled_f(void)
{
	return 0x20U;
}
static inline u32 mc_enable_ce0_m(void)
{
	return 0x1U << 6U;
}
static inline u32 mc_enable_pfifo_enabled_f(void)
{
	return 0x100U;
}
static inline u32 mc_enable_pgraph_enabled_f(void)
{
	return 0x1000U;
}
static inline u32 mc_enable_pwr_v(u32 r)
{
	return (r >> 13U) & 0x1U;
}
static inline u32 mc_enable_pwr_disabled_v(void)
{
	return 0x00000000U;
}
static inline u32 mc_enable_pwr_enabled_f(void)
{
	return 0x2000U;
}
static inline u32 mc_enable_pfb_enabled_f(void)
{
	return 0x100000U;
}
static inline u32 mc_enable_ce2_m(void)
{
	return 0x1U << 21U;
}
static inline u32 mc_enable_ce2_enabled_f(void)
{
	return 0x200000U;
}
static inline u32 mc_enable_blg_enabled_f(void)
{
	return 0x8000000U;
}
static inline u32 mc_enable_perfmon_enabled_f(void)
{
	return 0x10000000U;
}
static inline u32 mc_enable_hub_enabled_f(void)
{
	return 0x20000000U;
}
static inline u32 mc_intr_ltc_r(void)
{
	return 0x000001c0U;
}
static inline u32 mc_enable_pb_r(void)
{
	return 0x00000204U;
}
static inline u32 mc_enable_pb_0_s(void)
{
	return 1U;
}
static inline u32 mc_enable_pb_0_f(u32 v)
{
	return (v & 0x1U) << 0U;
}
static inline u32 mc_enable_pb_0_m(void)
{
	return 0x1U << 0U;
}
static inline u32 mc_enable_pb_0_v(u32 r)
{
	return (r >> 0U) & 0x1U;
}
static inline u32 mc_enable_pb_0_enabled_v(void)
{
	return 0x00000001U;
}
static inline u32 mc_enable_pb_sel_f(u32 v, u32 i)
{
	return (v & 0x1U) << (0U + i*1U);
}
static inline u32 mc_elpg_enable_r(void)
{
	return 0x0000020cU;
}
static inline u32 mc_elpg_enable_xbar_enabled_f(void)
{
	return 0x4U;
}
static inline u32 mc_elpg_enable_pfb_enabled_f(void)
{
	return 0x100000U;
}
static inline u32 mc_elpg_enable_hub_enabled_f(void)
{
	return 0x20000000U;
}
#endif