1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
|
/*
* Copyright (c) 2016-2018, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#ifndef NVGPU_CTRLCLKAVFS_H
#define NVGPU_CTRLCLKAVFS_H
#include "ctrlboardobj.h"
/*!
* Valid global VIN ID values
*/
#define CTRL_CLK_VIN_ID_SYS 0x00000000
#define CTRL_CLK_VIN_ID_LTC 0x00000001
#define CTRL_CLK_VIN_ID_XBAR 0x00000002
#define CTRL_CLK_VIN_ID_GPC0 0x00000003
#define CTRL_CLK_VIN_ID_GPC1 0x00000004
#define CTRL_CLK_VIN_ID_GPC2 0x00000005
#define CTRL_CLK_VIN_ID_GPC3 0x00000006
#define CTRL_CLK_VIN_ID_GPC4 0x00000007
#define CTRL_CLK_VIN_ID_GPC5 0x00000008
#define CTRL_CLK_VIN_ID_GPCS 0x00000009
#define CTRL_CLK_VIN_ID_SRAM 0x0000000A
#define CTRL_CLK_VIN_ID_UNDEFINED 0x000000FF
#define CTRL_CLK_VIN_TYPE_DISABLED 0x00000000
#define CTRL_CLK_VIN_TYPE_V10 0x00000001
#define CTRL_CLK_VIN_TYPE_V20 0x00000002
/*!
* Various types of VIN calibration that the GPU can support
*/
#define CTRL_CLK_VIN_CAL_TYPE_V10 (0x00000000)
#define CTRL_CLK_VIN_CAL_TYPE_V20 (0x00000001)
/*!
* Mask of all GPC VIN IDs supported by RM
*/
#define CTRL_CLK_VIN_MASK_UNICAST_GPC (BIT(CTRL_CLK_VIN_ID_GPC0) | \
BIT(CTRL_CLK_VIN_ID_GPC1) | \
BIT(CTRL_CLK_VIN_ID_GPC2) | \
BIT(CTRL_CLK_VIN_ID_GPC3) | \
BIT(CTRL_CLK_VIN_ID_GPC4) | \
BIT(CTRL_CLK_VIN_ID_GPC5))
#define CTRL_CLK_LUT_NUM_ENTRIES_MAX (128)
#define CTRL_CLK_LUT_NUM_ENTRIES_GV10x (128)
#define CTRL_CLK_LUT_NUM_ENTRIES_GP10x (100)
#define CTRL_CLK_VIN_STEP_SIZE_UV (10000)
#define CTRL_CLK_LUT_MIN_VOLTAGE_UV (450000)
#define CTRL_CLK_FLL_TYPE_DISABLED 0
#define CTRL_CLK_FLL_ID_SYS (0x00000000)
#define CTRL_CLK_FLL_ID_LTC (0x00000001)
#define CTRL_CLK_FLL_ID_XBAR (0x00000002)
#define CTRL_CLK_FLL_ID_GPC0 (0x00000003)
#define CTRL_CLK_FLL_ID_GPC1 (0x00000004)
#define CTRL_CLK_FLL_ID_GPC2 (0x00000005)
#define CTRL_CLK_FLL_ID_GPC3 (0x00000006)
#define CTRL_CLK_FLL_ID_GPC4 (0x00000007)
#define CTRL_CLK_FLL_ID_GPC5 (0x00000008)
#define CTRL_CLK_FLL_ID_GPCS (0x00000009)
#define CTRL_CLK_FLL_ID_UNDEFINED (0x000000FF)
#define CTRL_CLK_FLL_MASK_UNDEFINED (0x00000000)
/*!
* Mask of all GPC FLL IDs supported by RM
*/
#define CTRL_CLK_FLL_MASK_UNICAST_GPC (BIT(CTRL_CLK_FLL_ID_GPC0) | \
BIT(CTRL_CLK_FLL_ID_GPC1) | \
BIT(CTRL_CLK_FLL_ID_GPC2) | \
BIT(CTRL_CLK_FLL_ID_GPC3) | \
BIT(CTRL_CLK_FLL_ID_GPC4) | \
BIT(CTRL_CLK_FLL_ID_GPC5))
/*!
* Mask of all FLL IDs supported by Nvgpu driver
*/
#define CTRL_CLK_FLL_ID_ALL_MASK (BIT(CTRL_CLK_FLL_ID_SYS) | \
BIT(CTRL_CLK_FLL_ID_LTC) | \
BIT(CTRL_CLK_FLL_ID_XBAR) | \
BIT(CTRL_CLK_FLL_ID_GPC0) | \
BIT(CTRL_CLK_FLL_ID_GPC1) | \
BIT(CTRL_CLK_FLL_ID_GPC2) | \
BIT(CTRL_CLK_FLL_ID_GPC3) | \
BIT(CTRL_CLK_FLL_ID_GPC4) | \
BIT(CTRL_CLK_FLL_ID_GPC5) | \
BIT(CTRL_CLK_FLL_ID_GPCS))
#define CTRL_CLK_FLL_REGIME_ID_INVALID (0x00000000)
#define CTRL_CLK_FLL_REGIME_ID_FFR (0x00000001)
#define CTRL_CLK_FLL_REGIME_ID_FR (0x00000002)
#define CTRL_CLK_FLL_LUT_VSELECT_LOGIC (0x00000000)
#define CTRL_CLK_FLL_LUT_VSELECT_MIN (0x00000001)
#define CTRL_CLK_FLL_LUT_VSELECT_SRAM (0x00000002)
#endif /* NVGPU_CTRLCLKAVFS_H */
|
