aboutsummaryrefslogtreecommitdiffstats
path: root/include/nvgpu/sec2if/sec2_cmd_if.h
diff options
context:
space:
mode:
Diffstat (limited to 'include/nvgpu/sec2if/sec2_cmd_if.h')
-rw-r--r--include/nvgpu/sec2if/sec2_cmd_if.h50
1 files changed, 50 insertions, 0 deletions
diff --git a/include/nvgpu/sec2if/sec2_cmd_if.h b/include/nvgpu/sec2if/sec2_cmd_if.h
new file mode 100644
index 0000000..839743f
--- /dev/null
+++ b/include/nvgpu/sec2if/sec2_cmd_if.h
@@ -0,0 +1,50 @@
1/*
2 * Copyright (c) 2018, NVIDIA CORPORATION. All rights reserved.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
18 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
19 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
20 * DEALINGS IN THE SOFTWARE.
21 */
22
23#ifndef NVGPU_SEC2_CMD_IF_H
24#define NVGPU_SEC2_CMD_IF_H
25
26#include <nvgpu/sec2if/sec2_if_sec2.h>
27#include <nvgpu/sec2if/sec2_if_acr.h>
28
29struct nv_flcn_cmd_sec2 {
30 struct pmu_hdr hdr;
31 union {
32 union nv_sec2_acr_cmd acr;
33 } cmd;
34};
35
36struct nv_flcn_msg_sec2 {
37 struct pmu_hdr hdr;
38
39 union {
40 union nv_flcn_msg_sec2_init init;
41 union nv_sec2_acr_msg acr;
42 } msg;
43};
44
45#define NV_SEC2_UNIT_REWIND NV_FLCN_UNIT_ID_REWIND
46#define NV_SEC2_UNIT_INIT (0x01U)
47#define NV_SEC2_UNIT_ACR (0x07U)
48#define NV_SEC2_UNIT_END (0x0AU)
49
50#endif /* NVGPU_SEC2_CMD_IF_H */