aboutsummaryrefslogtreecommitdiffstats
path: root/include/nvgpu/hw/gp106/hw_fuse_gp106.h
diff options
context:
space:
mode:
authorJoshua Bakita <bakitajoshua@gmail.com>2024-09-25 16:09:09 -0400
committerJoshua Bakita <bakitajoshua@gmail.com>2024-09-25 16:09:09 -0400
commitf347fde22f1297e4f022600d201780d5ead78114 (patch)
tree76be305d6187003a1e0486ff6e91efb1062ae118 /include/nvgpu/hw/gp106/hw_fuse_gp106.h
parent8340d234d78a7d0f46c11a584de538148b78b7cb (diff)
Delete no-longer-needed nvgpu headersHEADmasterjbakita-wip
The dependency on these was removed in commit 8340d234.
Diffstat (limited to 'include/nvgpu/hw/gp106/hw_fuse_gp106.h')
-rw-r--r--include/nvgpu/hw/gp106/hw_fuse_gp106.h275
1 files changed, 0 insertions, 275 deletions
diff --git a/include/nvgpu/hw/gp106/hw_fuse_gp106.h b/include/nvgpu/hw/gp106/hw_fuse_gp106.h
deleted file mode 100644
index bfb19b9..0000000
--- a/include/nvgpu/hw/gp106/hw_fuse_gp106.h
+++ /dev/null
@@ -1,275 +0,0 @@
1/*
2 * Copyright (c) 2016-2018, NVIDIA CORPORATION. All rights reserved.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
18 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
19 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
20 * DEALINGS IN THE SOFTWARE.
21 */
22/*
23 * Function naming determines intended use:
24 *
25 * <x>_r(void) : Returns the offset for register <x>.
26 *
27 * <x>_o(void) : Returns the offset for element <x>.
28 *
29 * <x>_w(void) : Returns the word offset for word (4 byte) element <x>.
30 *
31 * <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits.
32 *
33 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
34 * and masked to place it at field <y> of register <x>. This value
35 * can be |'d with others to produce a full register value for
36 * register <x>.
37 *
38 * <x>_<y>_m(void) : Returns a mask for field <y> of register <x>. This
39 * value can be ~'d and then &'d to clear the value of field <y> for
40 * register <x>.
41 *
42 * <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted
43 * to place it at field <y> of register <x>. This value can be |'d
44 * with others to produce a full register value for <x>.
45 *
46 * <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
47 * <x> value 'r' after being shifted to place its LSB at bit 0.
48 * This value is suitable for direct comparison with other unshifted
49 * values appropriate for use in field <y> of register <x>.
50 *
51 * <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for
52 * field <y> of register <x>. This value is suitable for direct
53 * comparison with unshifted values appropriate for use in field <y>
54 * of register <x>.
55 */
56#ifndef _hw_fuse_gp106_h_
57#define _hw_fuse_gp106_h_
58
59static inline u32 fuse_status_opt_gpc_r(void)
60{
61 return 0x00021c1cU;
62}
63static inline u32 fuse_status_opt_tpc_gpc_r(u32 i)
64{
65 return 0x00021c38U + i*4U;
66}
67static inline u32 fuse_ctrl_opt_tpc_gpc_r(u32 i)
68{
69 return 0x00021838U + i*4U;
70}
71static inline u32 fuse_ctrl_opt_ram_svop_pdp_r(void)
72{
73 return 0x00021944U;
74}
75static inline u32 fuse_ctrl_opt_ram_svop_pdp_data_f(u32 v)
76{
77 return (v & 0x3U) << 0U;
78}
79static inline u32 fuse_ctrl_opt_ram_svop_pdp_data_m(void)
80{
81 return 0x3U << 0U;
82}
83static inline u32 fuse_ctrl_opt_ram_svop_pdp_data_v(u32 r)
84{
85 return (r >> 0U) & 0x3U;
86}
87static inline u32 fuse_ctrl_opt_ram_svop_pdp_override_r(void)
88{
89 return 0x00021948U;
90}
91static inline u32 fuse_ctrl_opt_ram_svop_pdp_override_data_f(u32 v)
92{
93 return (v & 0x1U) << 0U;
94}
95static inline u32 fuse_ctrl_opt_ram_svop_pdp_override_data_m(void)
96{
97 return 0x1U << 0U;
98}
99static inline u32 fuse_ctrl_opt_ram_svop_pdp_override_data_v(u32 r)
100{
101 return (r >> 0U) & 0x1U;
102}
103static inline u32 fuse_ctrl_opt_ram_svop_pdp_override_data_yes_f(void)
104{
105 return 0x1U;
106}
107static inline u32 fuse_ctrl_opt_ram_svop_pdp_override_data_no_f(void)
108{
109 return 0x0U;
110}
111static inline u32 fuse_status_opt_fbio_r(void)
112{
113 return 0x00021c14U;
114}
115static inline u32 fuse_status_opt_fbio_data_f(u32 v)
116{
117 return (v & 0xffffU) << 0U;
118}
119static inline u32 fuse_status_opt_fbio_data_m(void)
120{
121 return 0xffffU << 0U;
122}
123static inline u32 fuse_status_opt_fbio_data_v(u32 r)
124{
125 return (r >> 0U) & 0xffffU;
126}
127static inline u32 fuse_status_opt_rop_l2_fbp_r(u32 i)
128{
129 return 0x00021d70U + i*4U;
130}
131static inline u32 fuse_status_opt_fbp_r(void)
132{
133 return 0x00021d38U;
134}
135static inline u32 fuse_status_opt_fbp_idx_v(u32 r, u32 i)
136{
137 return (r >> (0U + i*1U)) & 0x1U;
138}
139static inline u32 fuse_vin_cal_fuse_rev_r(void)
140{
141 return 0x0002164cU;
142}
143static inline u32 fuse_vin_cal_fuse_rev_data_v(u32 r)
144{
145 return (r >> 0U) & 0x3U;
146}
147static inline u32 fuse_vin_cal_gpc0_r(void)
148{
149 return 0x00021650U;
150}
151static inline u32 fuse_vin_cal_gpc0_icpt_int_data_s(void)
152{
153 return 12U;
154}
155static inline u32 fuse_vin_cal_gpc0_icpt_int_data_v(u32 r)
156{
157 return (r >> 16U) & 0xfffU;
158}
159static inline u32 fuse_vin_cal_gpc0_icpt_frac_data_s(void)
160{
161 return 2U;
162}
163static inline u32 fuse_vin_cal_gpc0_icpt_frac_data_v(u32 r)
164{
165 return (r >> 14U) & 0x3U;
166}
167static inline u32 fuse_vin_cal_gpc0_slope_int_data_s(void)
168{
169 return 4U;
170}
171static inline u32 fuse_vin_cal_gpc0_slope_int_data_v(u32 r)
172{
173 return (r >> 10U) & 0xfU;
174}
175static inline u32 fuse_vin_cal_gpc0_slope_frac_data_s(void)
176{
177 return 10U;
178}
179static inline u32 fuse_vin_cal_gpc0_slope_frac_data_v(u32 r)
180{
181 return (r >> 0U) & 0x3ffU;
182}
183static inline u32 fuse_vin_cal_gpc1_delta_r(void)
184{
185 return 0x00021654U;
186}
187static inline u32 fuse_vin_cal_gpc1_delta_icpt_int_data_s(void)
188{
189 return 8U;
190}
191static inline u32 fuse_vin_cal_gpc1_delta_icpt_int_data_v(u32 r)
192{
193 return (r >> 14U) & 0xffU;
194}
195static inline u32 fuse_vin_cal_gpc1_delta_icpt_frac_data_s(void)
196{
197 return 2U;
198}
199static inline u32 fuse_vin_cal_gpc1_delta_icpt_frac_data_v(u32 r)
200{
201 return (r >> 12U) & 0x3U;
202}
203static inline u32 fuse_vin_cal_gpc1_delta_icpt_sign_data_s(void)
204{
205 return 1U;
206}
207static inline u32 fuse_vin_cal_gpc1_delta_icpt_sign_data_v(u32 r)
208{
209 return (r >> 22U) & 0x1U;
210}
211static inline u32 fuse_vin_cal_gpc1_delta_slope_int_data_s(void)
212{
213 return 1U;
214}
215static inline u32 fuse_vin_cal_gpc1_delta_slope_int_data_v(u32 r)
216{
217 return (r >> 10U) & 0x1U;
218}
219static inline u32 fuse_vin_cal_gpc1_delta_slope_frac_data_s(void)
220{
221 return 10U;
222}
223static inline u32 fuse_vin_cal_gpc1_delta_slope_frac_data_v(u32 r)
224{
225 return (r >> 0U) & 0x3ffU;
226}
227static inline u32 fuse_vin_cal_gpc1_delta_slope_sign_data_s(void)
228{
229 return 1U;
230}
231static inline u32 fuse_vin_cal_gpc1_delta_slope_sign_data_v(u32 r)
232{
233 return (r >> 11U) & 0x1U;
234}
235static inline u32 fuse_vin_cal_gpc2_delta_r(void)
236{
237 return 0x00021658U;
238}
239static inline u32 fuse_vin_cal_gpc3_delta_r(void)
240{
241 return 0x0002165cU;
242}
243static inline u32 fuse_vin_cal_gpc4_delta_r(void)
244{
245 return 0x00021660U;
246}
247static inline u32 fuse_vin_cal_gpc5_delta_r(void)
248{
249 return 0x00021664U;
250}
251static inline u32 fuse_vin_cal_shared_delta_r(void)
252{
253 return 0x00021668U;
254}
255static inline u32 fuse_vin_cal_sram_delta_r(void)
256{
257 return 0x0002166cU;
258}
259static inline u32 fuse_vin_cal_sram_delta_icpt_int_data_s(void)
260{
261 return 9U;
262}
263static inline u32 fuse_vin_cal_sram_delta_icpt_int_data_v(u32 r)
264{
265 return (r >> 13U) & 0x1ffU;
266}
267static inline u32 fuse_vin_cal_sram_delta_icpt_frac_data_s(void)
268{
269 return 1U;
270}
271static inline u32 fuse_vin_cal_sram_delta_icpt_frac_data_v(u32 r)
272{
273 return (r >> 12U) & 0x1U;
274}
275#endif