aboutsummaryrefslogblamecommitdiffstats
path: root/include/nvgpu/hw/gv11b/hw_fifo_gv11b.h
blob: 9ec30bf9487bd2b3ccbd82bd341d2b4685ba1659 (plain) (tree)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667


























































































































































































































































































































































































































































































































































































































































































                                                                               
/*
 * Copyright (c) 2016-2018, NVIDIA CORPORATION.  All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */
/*
 * Function naming determines intended use:
 *
 *     <x>_r(void) : Returns the offset for register <x>.
 *
 *     <x>_o(void) : Returns the offset for element <x>.
 *
 *     <x>_w(void) : Returns the word offset for word (4 byte) element <x>.
 *
 *     <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits.
 *
 *     <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
 *         and masked to place it at field <y> of register <x>.  This value
 *         can be |'d with others to produce a full register value for
 *         register <x>.
 *
 *     <x>_<y>_m(void) : Returns a mask for field <y> of register <x>.  This
 *         value can be ~'d and then &'d to clear the value of field <y> for
 *         register <x>.
 *
 *     <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted
 *         to place it at field <y> of register <x>.  This value can be |'d
 *         with others to produce a full register value for <x>.
 *
 *     <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
 *         <x> value 'r' after being shifted to place its LSB at bit 0.
 *         This value is suitable for direct comparison with other unshifted
 *         values appropriate for use in field <y> of register <x>.
 *
 *     <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for
 *         field <y> of register <x>.  This value is suitable for direct
 *         comparison with unshifted values appropriate for use in field <y>
 *         of register <x>.
 */
#ifndef _hw_fifo_gv11b_h_
#define _hw_fifo_gv11b_h_

static inline u32 fifo_bar1_base_r(void)
{
	return 0x00002254U;
}
static inline u32 fifo_bar1_base_ptr_f(u32 v)
{
	return (v & 0xfffffffU) << 0U;
}
static inline u32 fifo_bar1_base_ptr_align_shift_v(void)
{
	return 0x0000000cU;
}
static inline u32 fifo_bar1_base_valid_false_f(void)
{
	return 0x0U;
}
static inline u32 fifo_bar1_base_valid_true_f(void)
{
	return 0x10000000U;
}
static inline u32 fifo_userd_writeback_r(void)
{
	return 0x0000225cU;
}
static inline u32 fifo_userd_writeback_timer_f(u32 v)
{
	return (v & 0xffU) << 0U;
}
static inline u32 fifo_userd_writeback_timer_disabled_v(void)
{
	return 0x00000000U;
}
static inline u32 fifo_userd_writeback_timer_shorter_v(void)
{
	return 0x00000003U;
}
static inline u32 fifo_userd_writeback_timer_100us_v(void)
{
	return 0x00000064U;
}
static inline u32 fifo_userd_writeback_timescale_f(u32 v)
{
	return (v & 0xfU) << 12U;
}
static inline u32 fifo_userd_writeback_timescale_0_v(void)
{
	return 0x00000000U;
}
static inline u32 fifo_runlist_base_r(void)
{
	return 0x00002270U;
}
static inline u32 fifo_runlist_base_ptr_f(u32 v)
{
	return (v & 0xfffffffU) << 0U;
}
static inline u32 fifo_runlist_base_target_vid_mem_f(void)
{
	return 0x0U;
}
static inline u32 fifo_runlist_base_target_sys_mem_coh_f(void)
{
	return 0x20000000U;
}
static inline u32 fifo_runlist_base_target_sys_mem_ncoh_f(void)
{
	return 0x30000000U;
}
static inline u32 fifo_runlist_r(void)
{
	return 0x00002274U;
}
static inline u32 fifo_runlist_engine_f(u32 v)
{
	return (v & 0xfU) << 20U;
}
static inline u32 fifo_eng_runlist_base_r(u32 i)
{
	return 0x00002280U + i*8U;
}
static inline u32 fifo_eng_runlist_base__size_1_v(void)
{
	return 0x00000002U;
}
static inline u32 fifo_eng_runlist_r(u32 i)
{
	return 0x00002284U + i*8U;
}
static inline u32 fifo_eng_runlist__size_1_v(void)
{
	return 0x00000002U;
}
static inline u32 fifo_eng_runlist_length_f(u32 v)
{
	return (v & 0xffffU) << 0U;
}
static inline u32 fifo_eng_runlist_length_max_v(void)
{
	return 0x0000ffffU;
}
static inline u32 fifo_eng_runlist_pending_true_f(void)
{
	return 0x100000U;
}
static inline u32 fifo_pb_timeslice_r(u32 i)
{
	return 0x00002350U + i*4U;
}
static inline u32 fifo_pb_timeslice_timeout_16_f(void)
{
	return 0x10U;
}
static inline u32 fifo_pb_timeslice_timescale_0_f(void)
{
	return 0x0U;
}
static inline u32 fifo_pb_timeslice_enable_true_f(void)
{
	return 0x10000000U;
}
static inline u32 fifo_pbdma_map_r(u32 i)
{
	return 0x00002390U + i*4U;
}
static inline u32 fifo_intr_0_r(void)
{
	return 0x00002100U;
}
static inline u32 fifo_intr_0_bind_error_pending_f(void)
{
	return 0x1U;
}
static inline u32 fifo_intr_0_bind_error_reset_f(void)
{
	return 0x1U;
}
static inline u32 fifo_intr_0_sched_error_pending_f(void)
{
	return 0x100U;
}
static inline u32 fifo_intr_0_sched_error_reset_f(void)
{
	return 0x100U;
}
static inline u32 fifo_intr_0_chsw_error_pending_f(void)
{
	return 0x10000U;
}
static inline u32 fifo_intr_0_chsw_error_reset_f(void)
{
	return 0x10000U;
}
static inline u32 fifo_intr_0_memop_timeout_pending_f(void)
{
	return 0x800000U;
}
static inline u32 fifo_intr_0_memop_timeout_reset_f(void)
{
	return 0x800000U;
}
static inline u32 fifo_intr_0_lb_error_pending_f(void)
{
	return 0x1000000U;
}
static inline u32 fifo_intr_0_lb_error_reset_f(void)
{
	return 0x1000000U;
}
static inline u32 fifo_intr_0_pbdma_intr_pending_f(void)
{
	return 0x20000000U;
}
static inline u32 fifo_intr_0_runlist_event_pending_f(void)
{
	return 0x40000000U;
}
static inline u32 fifo_intr_0_channel_intr_pending_f(void)
{
	return 0x80000000U;
}
static inline u32 fifo_intr_0_ctxsw_timeout_pending_f(void)
{
	return 0x2U;
}
static inline u32 fifo_intr_en_0_r(void)
{
	return 0x00002140U;
}
static inline u32 fifo_intr_en_0_sched_error_f(u32 v)
{
	return (v & 0x1U) << 8U;
}
static inline u32 fifo_intr_en_0_sched_error_m(void)
{
	return 0x1U << 8U;
}
static inline u32 fifo_intr_en_0_ctxsw_timeout_pending_f(void)
{
	return 0x2U;
}
static inline u32 fifo_intr_en_1_r(void)
{
	return 0x00002528U;
}
static inline u32 fifo_intr_bind_error_r(void)
{
	return 0x0000252cU;
}
static inline u32 fifo_intr_sched_error_r(void)
{
	return 0x0000254cU;
}
static inline u32 fifo_intr_sched_error_code_f(u32 v)
{
	return (v & 0xffU) << 0U;
}
static inline u32 fifo_intr_chsw_error_r(void)
{
	return 0x0000256cU;
}
static inline u32 fifo_intr_ctxsw_timeout_r(void)
{
	return 0x00002a30U;
}
static inline u32 fifo_intr_ctxsw_timeout_engine_f(u32 v, u32 i)
{
	return (v & 0x1U) << (0U + i*1U);
}
static inline u32 fifo_intr_ctxsw_timeout_engine_v(u32 r, u32 i)
{
	return (r >> (0U + i*1U)) & 0x1U;
}
static inline u32 fifo_intr_ctxsw_timeout_engine__size_1_v(void)
{
	return 0x00000020U;
}
static inline u32 fifo_intr_ctxsw_timeout_engine_pending_v(void)
{
	return 0x00000001U;
}
static inline u32 fifo_intr_ctxsw_timeout_engine_pending_f(u32 i)
{
	return 0x1U << (0U + i*1U);
}
static inline u32 fifo_intr_ctxsw_timeout_info_r(u32 i)
{
	return 0x00003200U + i*4U;
}
static inline u32 fifo_intr_ctxsw_timeout_info__size_1_v(void)
{
	return 0x00000004U;
}
static inline u32 fifo_intr_ctxsw_timeout_info_ctxsw_state_v(u32 r)
{
	return (r >> 14U) & 0x3U;
}
static inline u32 fifo_intr_ctxsw_timeout_info_ctxsw_state_load_v(void)
{
	return 0x00000001U;
}
static inline u32 fifo_intr_ctxsw_timeout_info_ctxsw_state_save_v(void)
{
	return 0x00000002U;
}
static inline u32 fifo_intr_ctxsw_timeout_info_ctxsw_state_switch_v(void)
{
	return 0x00000003U;
}
static inline u32 fifo_intr_ctxsw_timeout_info_prev_tsgid_v(u32 r)
{
	return (r >> 0U) & 0x3fffU;
}
static inline u32 fifo_intr_ctxsw_timeout_info_next_tsgid_v(u32 r)
{
	return (r >> 16U) & 0x3fffU;
}
static inline u32 fifo_intr_ctxsw_timeout_info_status_v(u32 r)
{
	return (r >> 30U) & 0x3U;
}
static inline u32 fifo_intr_ctxsw_timeout_info_status_awaiting_ack_v(void)
{
	return 0x00000000U;
}
static inline u32 fifo_intr_ctxsw_timeout_info_status_eng_was_reset_v(void)
{
	return 0x00000001U;
}
static inline u32 fifo_intr_ctxsw_timeout_info_status_ack_received_v(void)
{
	return 0x00000002U;
}
static inline u32 fifo_intr_ctxsw_timeout_info_status_dropped_timeout_v(void)
{
	return 0x00000003U;
}
static inline u32 fifo_intr_pbdma_id_r(void)
{
	return 0x000025a0U;
}
static inline u32 fifo_intr_pbdma_id_status_f(u32 v, u32 i)
{
	return (v & 0x1U) << (0U + i*1U);
}
static inline u32 fifo_intr_pbdma_id_status_v(u32 r, u32 i)
{
	return (r >> (0U + i*1U)) & 0x1U;
}
static inline u32 fifo_intr_pbdma_id_status__size_1_v(void)
{
	return 0x00000003U;
}
static inline u32 fifo_intr_runlist_r(void)
{
	return 0x00002a00U;
}
static inline u32 fifo_fb_timeout_r(void)
{
	return 0x00002a04U;
}
static inline u32 fifo_fb_timeout_period_m(void)
{
	return 0x3fffffffU << 0U;
}
static inline u32 fifo_fb_timeout_period_max_f(void)
{
	return 0x3fffffffU;
}
static inline u32 fifo_fb_timeout_period_init_f(void)
{
	return 0x3c00U;
}
static inline u32 fifo_fb_timeout_detection_m(void)
{
	return 0x1U << 31U;
}
static inline u32 fifo_fb_timeout_detection_enabled_f(void)
{
	return 0x80000000U;
}
static inline u32 fifo_fb_timeout_detection_disabled_f(void)
{
	return 0x0U;
}
static inline u32 fifo_sched_disable_r(void)
{
	return 0x00002630U;
}
static inline u32 fifo_sched_disable_runlist_f(u32 v, u32 i)
{
	return (v & 0x1U) << (0U + i*1U);
}
static inline u32 fifo_sched_disable_runlist_m(u32 i)
{
	return 0x1U << (0U + i*1U);
}
static inline u32 fifo_sched_disable_true_v(void)
{
	return 0x00000001U;
}
static inline u32 fifo_runlist_preempt_r(void)
{
	return 0x00002638U;
}
static inline u32 fifo_runlist_preempt_runlist_f(u32 v, u32 i)
{
	return (v & 0x1U) << (0U + i*1U);
}
static inline u32 fifo_runlist_preempt_runlist_m(u32 i)
{
	return 0x1U << (0U + i*1U);
}
static inline u32 fifo_runlist_preempt_runlist_pending_v(void)
{
	return 0x00000001U;
}
static inline u32 fifo_preempt_r(void)
{
	return 0x00002634U;
}
static inline u32 fifo_preempt_pending_true_f(void)
{
	return 0x100000U;
}
static inline u32 fifo_preempt_type_channel_f(void)
{
	return 0x0U;
}
static inline u32 fifo_preempt_type_tsg_f(void)
{
	return 0x1000000U;
}
static inline u32 fifo_preempt_chid_f(u32 v)
{
	return (v & 0xfffU) << 0U;
}
static inline u32 fifo_preempt_id_f(u32 v)
{
	return (v & 0xfffU) << 0U;
}
static inline u32 fifo_engine_status_r(u32 i)
{
	return 0x00002640U + i*8U;
}
static inline u32 fifo_engine_status__size_1_v(void)
{
	return 0x00000004U;
}
static inline u32 fifo_engine_status_id_v(u32 r)
{
	return (r >> 0U) & 0xfffU;
}
static inline u32 fifo_engine_status_id_type_v(u32 r)
{
	return (r >> 12U) & 0x1U;
}
static inline u32 fifo_engine_status_id_type_chid_v(void)
{
	return 0x00000000U;
}
static inline u32 fifo_engine_status_id_type_tsgid_v(void)
{
	return 0x00000001U;
}
static inline u32 fifo_engine_status_ctx_status_v(u32 r)
{
	return (r >> 13U) & 0x7U;
}
static inline u32 fifo_engine_status_ctx_status_valid_v(void)
{
	return 0x00000001U;
}
static inline u32 fifo_engine_status_ctx_status_ctxsw_load_v(void)
{
	return 0x00000005U;
}
static inline u32 fifo_engine_status_ctx_status_ctxsw_save_v(void)
{
	return 0x00000006U;
}
static inline u32 fifo_engine_status_ctx_status_ctxsw_switch_v(void)
{
	return 0x00000007U;
}
static inline u32 fifo_engine_status_next_id_v(u32 r)
{
	return (r >> 16U) & 0xfffU;
}
static inline u32 fifo_engine_status_next_id_type_v(u32 r)
{
	return (r >> 28U) & 0x1U;
}
static inline u32 fifo_engine_status_next_id_type_chid_v(void)
{
	return 0x00000000U;
}
static inline u32 fifo_engine_status_eng_reload_v(u32 r)
{
	return (r >> 29U) & 0x1U;
}
static inline u32 fifo_engine_status_faulted_v(u32 r)
{
	return (r >> 30U) & 0x1U;
}
static inline u32 fifo_engine_status_faulted_true_v(void)
{
	return 0x00000001U;
}
static inline u32 fifo_engine_status_engine_v(u32 r)
{
	return (r >> 31U) & 0x1U;
}
static inline u32 fifo_engine_status_engine_idle_v(void)
{
	return 0x00000000U;
}
static inline u32 fifo_engine_status_engine_busy_v(void)
{
	return 0x00000001U;
}
static inline u32 fifo_engine_status_ctxsw_v(u32 r)
{
	return (r >> 15U) & 0x1U;
}
static inline u32 fifo_engine_status_ctxsw_in_progress_v(void)
{
	return 0x00000001U;
}
static inline u32 fifo_engine_status_ctxsw_in_progress_f(void)
{
	return 0x8000U;
}
static inline u32 fifo_eng_ctxsw_timeout_r(void)
{
	return 0x00002a0cU;
}
static inline u32 fifo_eng_ctxsw_timeout_period_f(u32 v)
{
	return (v & 0x7fffffffU) << 0U;
}
static inline u32 fifo_eng_ctxsw_timeout_period_m(void)
{
	return 0x7fffffffU << 0U;
}
static inline u32 fifo_eng_ctxsw_timeout_period_v(u32 r)
{
	return (r >> 0U) & 0x7fffffffU;
}
static inline u32 fifo_eng_ctxsw_timeout_period_init_f(void)
{
	return 0x3fffffU;
}
static inline u32 fifo_eng_ctxsw_timeout_period_max_f(void)
{
	return 0x7fffffffU;
}
static inline u32 fifo_eng_ctxsw_timeout_detection_f(u32 v)
{
	return (v & 0x1U) << 31U;
}
static inline u32 fifo_eng_ctxsw_timeout_detection_m(void)
{
	return 0x1U << 31U;
}
static inline u32 fifo_eng_ctxsw_timeout_detection_enabled_f(void)
{
	return 0x80000000U;
}
static inline u32 fifo_eng_ctxsw_timeout_detection_disabled_f(void)
{
	return 0x0U;
}
static inline u32 fifo_pbdma_status_r(u32 i)
{
	return 0x00003080U + i*4U;
}
static inline u32 fifo_pbdma_status__size_1_v(void)
{
	return 0x00000003U;
}
static inline u32 fifo_pbdma_status_id_v(u32 r)
{
	return (r >> 0U) & 0xfffU;
}
static inline u32 fifo_pbdma_status_id_type_v(u32 r)
{
	return (r >> 12U) & 0x1U;
}
static inline u32 fifo_pbdma_status_id_type_chid_v(void)
{
	return 0x00000000U;
}
static inline u32 fifo_pbdma_status_id_type_tsgid_v(void)
{
	return 0x00000001U;
}
static inline u32 fifo_pbdma_status_chan_status_v(u32 r)
{
	return (r >> 13U) & 0x7U;
}
static inline u32 fifo_pbdma_status_chan_status_valid_v(void)
{
	return 0x00000001U;
}
static inline u32 fifo_pbdma_status_chan_status_chsw_load_v(void)
{
	return 0x00000005U;
}
static inline u32 fifo_pbdma_status_chan_status_chsw_save_v(void)
{
	return 0x00000006U;
}
static inline u32 fifo_pbdma_status_chan_status_chsw_switch_v(void)
{
	return 0x00000007U;
}
static inline u32 fifo_pbdma_status_next_id_v(u32 r)
{
	return (r >> 16U) & 0xfffU;
}
static inline u32 fifo_pbdma_status_next_id_type_v(u32 r)
{
	return (r >> 28U) & 0x1U;
}
static inline u32 fifo_pbdma_status_next_id_type_chid_v(void)
{
	return 0x00000000U;
}
static inline u32 fifo_pbdma_status_chsw_v(u32 r)
{
	return (r >> 15U) & 0x1U;
}
static inline u32 fifo_pbdma_status_chsw_in_progress_v(void)
{
	return 0x00000001U;
}
static inline u32 fifo_cfg0_r(void)
{
	return 0x00002004U;
}
static inline u32 fifo_cfg0_num_pbdma_v(u32 r)
{
	return (r >> 0U) & 0xffU;
}
static inline u32 fifo_cfg0_pbdma_fault_id_v(u32 r)
{
	return (r >> 16U) & 0xffU;
}
#endif