aboutsummaryrefslogblamecommitdiffstats
path: root/include/nvgpu/hw/gv100/hw_minion_gv100.h
blob: e4bbf23fdb0fd25cdbd14c6a05ca0986aba6e564 (plain) (tree)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943














































































































































































































































































































































































































































































































































































































































































































































































































































































































































































                                                                               
/*
 * Copyright (c) 2018, NVIDIA CORPORATION.  All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */
/*
 * Function naming determines intended use:
 *
 *     <x>_r(void) : Returns the offset for register <x>.
 *
 *     <x>_o(void) : Returns the offset for element <x>.
 *
 *     <x>_w(void) : Returns the word offset for word (4 byte) element <x>.
 *
 *     <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits.
 *
 *     <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
 *         and masked to place it at field <y> of register <x>.  This value
 *         can be |'d with others to produce a full register value for
 *         register <x>.
 *
 *     <x>_<y>_m(void) : Returns a mask for field <y> of register <x>.  This
 *         value can be ~'d and then &'d to clear the value of field <y> for
 *         register <x>.
 *
 *     <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted
 *         to place it at field <y> of register <x>.  This value can be |'d
 *         with others to produce a full register value for <x>.
 *
 *     <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
 *         <x> value 'r' after being shifted to place its LSB at bit 0.
 *         This value is suitable for direct comparison with other unshifted
 *         values appropriate for use in field <y> of register <x>.
 *
 *     <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for
 *         field <y> of register <x>.  This value is suitable for direct
 *         comparison with unshifted values appropriate for use in field <y>
 *         of register <x>.
 */
#ifndef _hw_minion_gv100_h_
#define _hw_minion_gv100_h_

static inline u32 minion_minion_status_r(void)
{
	return 0x00000830U;
}
static inline u32 minion_minion_status_status_f(u32 v)
{
	return (v & 0xffU) << 0U;
}
static inline u32 minion_minion_status_status_m(void)
{
	return 0xffU << 0U;
}
static inline u32 minion_minion_status_status_v(u32 r)
{
	return (r >> 0U) & 0xffU;
}
static inline u32 minion_minion_status_status_boot_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_minion_status_status_boot_f(void)
{
	return 0x1U;
}
static inline u32 minion_minion_status_intr_code_f(u32 v)
{
	return (v & 0xffffffU) << 8U;
}
static inline u32 minion_minion_status_intr_code_m(void)
{
	return 0xffffffU << 8U;
}
static inline u32 minion_minion_status_intr_code_v(u32 r)
{
	return (r >> 8U) & 0xffffffU;
}
static inline u32 minion_falcon_irqstat_r(void)
{
	return 0x00000008U;
}
static inline u32 minion_falcon_irqstat_halt_f(u32 v)
{
	return (v & 0x1U) << 4U;
}
static inline u32 minion_falcon_irqstat_halt_v(u32 r)
{
	return (r >> 4U) & 0x1U;
}
static inline u32 minion_falcon_irqstat_exterr_f(u32 v)
{
	return (v & 0x1U) << 5U;
}
static inline u32 minion_falcon_irqstat_exterr_v(u32 r)
{
	return (r >> 5U) & 0x1U;
}
static inline u32 minion_falcon_irqstat_exterr_true_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_falcon_irqstat_exterr_true_f(void)
{
	return 0x20U;
}
static inline u32 minion_falcon_irqmask_r(void)
{
	return 0x00000018U;
}
static inline u32 minion_falcon_irqsclr_r(void)
{
	return 0x00000004U;
}
static inline u32 minion_falcon_irqsset_r(void)
{
	return 0x00000000U;
}
static inline u32 minion_falcon_irqmset_r(void)
{
	return 0x00000010U;
}
static inline u32 minion_falcon_irqmset_wdtmr_f(u32 v)
{
	return (v & 0x1U) << 1U;
}
static inline u32 minion_falcon_irqmset_wdtmr_m(void)
{
	return 0x1U << 1U;
}
static inline u32 minion_falcon_irqmset_wdtmr_v(u32 r)
{
	return (r >> 1U) & 0x1U;
}
static inline u32 minion_falcon_irqmset_wdtmr_set_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_falcon_irqmset_wdtmr_set_f(void)
{
	return 0x2U;
}
static inline u32 minion_falcon_irqmset_halt_f(u32 v)
{
	return (v & 0x1U) << 4U;
}
static inline u32 minion_falcon_irqmset_halt_m(void)
{
	return 0x1U << 4U;
}
static inline u32 minion_falcon_irqmset_halt_v(u32 r)
{
	return (r >> 4U) & 0x1U;
}
static inline u32 minion_falcon_irqmset_halt_set_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_falcon_irqmset_halt_set_f(void)
{
	return 0x10U;
}
static inline u32 minion_falcon_irqmset_exterr_f(u32 v)
{
	return (v & 0x1U) << 5U;
}
static inline u32 minion_falcon_irqmset_exterr_m(void)
{
	return 0x1U << 5U;
}
static inline u32 minion_falcon_irqmset_exterr_v(u32 r)
{
	return (r >> 5U) & 0x1U;
}
static inline u32 minion_falcon_irqmset_exterr_set_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_falcon_irqmset_exterr_set_f(void)
{
	return 0x20U;
}
static inline u32 minion_falcon_irqmset_swgen0_f(u32 v)
{
	return (v & 0x1U) << 6U;
}
static inline u32 minion_falcon_irqmset_swgen0_m(void)
{
	return 0x1U << 6U;
}
static inline u32 minion_falcon_irqmset_swgen0_v(u32 r)
{
	return (r >> 6U) & 0x1U;
}
static inline u32 minion_falcon_irqmset_swgen0_set_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_falcon_irqmset_swgen0_set_f(void)
{
	return 0x40U;
}
static inline u32 minion_falcon_irqmset_swgen1_f(u32 v)
{
	return (v & 0x1U) << 7U;
}
static inline u32 minion_falcon_irqmset_swgen1_m(void)
{
	return 0x1U << 7U;
}
static inline u32 minion_falcon_irqmset_swgen1_v(u32 r)
{
	return (r >> 7U) & 0x1U;
}
static inline u32 minion_falcon_irqmset_swgen1_set_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_falcon_irqmset_swgen1_set_f(void)
{
	return 0x80U;
}
static inline u32 minion_falcon_irqdest_r(void)
{
	return 0x0000001cU;
}
static inline u32 minion_falcon_irqdest_host_wdtmr_f(u32 v)
{
	return (v & 0x1U) << 1U;
}
static inline u32 minion_falcon_irqdest_host_wdtmr_m(void)
{
	return 0x1U << 1U;
}
static inline u32 minion_falcon_irqdest_host_wdtmr_v(u32 r)
{
	return (r >> 1U) & 0x1U;
}
static inline u32 minion_falcon_irqdest_host_wdtmr_host_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_falcon_irqdest_host_wdtmr_host_f(void)
{
	return 0x2U;
}
static inline u32 minion_falcon_irqdest_host_halt_f(u32 v)
{
	return (v & 0x1U) << 4U;
}
static inline u32 minion_falcon_irqdest_host_halt_m(void)
{
	return 0x1U << 4U;
}
static inline u32 minion_falcon_irqdest_host_halt_v(u32 r)
{
	return (r >> 4U) & 0x1U;
}
static inline u32 minion_falcon_irqdest_host_halt_host_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_falcon_irqdest_host_halt_host_f(void)
{
	return 0x10U;
}
static inline u32 minion_falcon_irqdest_host_exterr_f(u32 v)
{
	return (v & 0x1U) << 5U;
}
static inline u32 minion_falcon_irqdest_host_exterr_m(void)
{
	return 0x1U << 5U;
}
static inline u32 minion_falcon_irqdest_host_exterr_v(u32 r)
{
	return (r >> 5U) & 0x1U;
}
static inline u32 minion_falcon_irqdest_host_exterr_host_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_falcon_irqdest_host_exterr_host_f(void)
{
	return 0x20U;
}
static inline u32 minion_falcon_irqdest_host_swgen0_f(u32 v)
{
	return (v & 0x1U) << 6U;
}
static inline u32 minion_falcon_irqdest_host_swgen0_m(void)
{
	return 0x1U << 6U;
}
static inline u32 minion_falcon_irqdest_host_swgen0_v(u32 r)
{
	return (r >> 6U) & 0x1U;
}
static inline u32 minion_falcon_irqdest_host_swgen0_host_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_falcon_irqdest_host_swgen0_host_f(void)
{
	return 0x40U;
}
static inline u32 minion_falcon_irqdest_host_swgen1_f(u32 v)
{
	return (v & 0x1U) << 7U;
}
static inline u32 minion_falcon_irqdest_host_swgen1_m(void)
{
	return 0x1U << 7U;
}
static inline u32 minion_falcon_irqdest_host_swgen1_v(u32 r)
{
	return (r >> 7U) & 0x1U;
}
static inline u32 minion_falcon_irqdest_host_swgen1_host_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_falcon_irqdest_host_swgen1_host_f(void)
{
	return 0x80U;
}
static inline u32 minion_falcon_irqdest_target_wdtmr_f(u32 v)
{
	return (v & 0x1U) << 17U;
}
static inline u32 minion_falcon_irqdest_target_wdtmr_m(void)
{
	return 0x1U << 17U;
}
static inline u32 minion_falcon_irqdest_target_wdtmr_v(u32 r)
{
	return (r >> 17U) & 0x1U;
}
static inline u32 minion_falcon_irqdest_target_wdtmr_host_normal_v(void)
{
	return 0x00000000U;
}
static inline u32 minion_falcon_irqdest_target_wdtmr_host_normal_f(void)
{
	return 0x0U;
}
static inline u32 minion_falcon_irqdest_target_halt_f(u32 v)
{
	return (v & 0x1U) << 20U;
}
static inline u32 minion_falcon_irqdest_target_halt_m(void)
{
	return 0x1U << 20U;
}
static inline u32 minion_falcon_irqdest_target_halt_v(u32 r)
{
	return (r >> 20U) & 0x1U;
}
static inline u32 minion_falcon_irqdest_target_halt_host_normal_v(void)
{
	return 0x00000000U;
}
static inline u32 minion_falcon_irqdest_target_halt_host_normal_f(void)
{
	return 0x0U;
}
static inline u32 minion_falcon_irqdest_target_exterr_f(u32 v)
{
	return (v & 0x1U) << 21U;
}
static inline u32 minion_falcon_irqdest_target_exterr_m(void)
{
	return 0x1U << 21U;
}
static inline u32 minion_falcon_irqdest_target_exterr_v(u32 r)
{
	return (r >> 21U) & 0x1U;
}
static inline u32 minion_falcon_irqdest_target_exterr_host_normal_v(void)
{
	return 0x00000000U;
}
static inline u32 minion_falcon_irqdest_target_exterr_host_normal_f(void)
{
	return 0x0U;
}
static inline u32 minion_falcon_irqdest_target_swgen0_f(u32 v)
{
	return (v & 0x1U) << 22U;
}
static inline u32 minion_falcon_irqdest_target_swgen0_m(void)
{
	return 0x1U << 22U;
}
static inline u32 minion_falcon_irqdest_target_swgen0_v(u32 r)
{
	return (r >> 22U) & 0x1U;
}
static inline u32 minion_falcon_irqdest_target_swgen0_host_normal_v(void)
{
	return 0x00000000U;
}
static inline u32 minion_falcon_irqdest_target_swgen0_host_normal_f(void)
{
	return 0x0U;
}
static inline u32 minion_falcon_irqdest_target_swgen1_f(u32 v)
{
	return (v & 0x1U) << 23U;
}
static inline u32 minion_falcon_irqdest_target_swgen1_m(void)
{
	return 0x1U << 23U;
}
static inline u32 minion_falcon_irqdest_target_swgen1_v(u32 r)
{
	return (r >> 23U) & 0x1U;
}
static inline u32 minion_falcon_irqdest_target_swgen1_host_normal_v(void)
{
	return 0x00000000U;
}
static inline u32 minion_falcon_irqdest_target_swgen1_host_normal_f(void)
{
	return 0x0U;
}
static inline u32 minion_falcon_os_r(void)
{
	return 0x00000080U;
}
static inline u32 minion_falcon_mailbox1_r(void)
{
	return 0x00000044U;
}
static inline u32 minion_minion_intr_r(void)
{
	return 0x00000810U;
}
static inline u32 minion_minion_intr_fatal_f(u32 v)
{
	return (v & 0x1U) << 0U;
}
static inline u32 minion_minion_intr_fatal_m(void)
{
	return 0x1U << 0U;
}
static inline u32 minion_minion_intr_fatal_v(u32 r)
{
	return (r >> 0U) & 0x1U;
}
static inline u32 minion_minion_intr_nonfatal_f(u32 v)
{
	return (v & 0x1U) << 1U;
}
static inline u32 minion_minion_intr_nonfatal_m(void)
{
	return 0x1U << 1U;
}
static inline u32 minion_minion_intr_nonfatal_v(u32 r)
{
	return (r >> 1U) & 0x1U;
}
static inline u32 minion_minion_intr_falcon_stall_f(u32 v)
{
	return (v & 0x1U) << 2U;
}
static inline u32 minion_minion_intr_falcon_stall_m(void)
{
	return 0x1U << 2U;
}
static inline u32 minion_minion_intr_falcon_stall_v(u32 r)
{
	return (r >> 2U) & 0x1U;
}
static inline u32 minion_minion_intr_falcon_nostall_f(u32 v)
{
	return (v & 0x1U) << 3U;
}
static inline u32 minion_minion_intr_falcon_nostall_m(void)
{
	return 0x1U << 3U;
}
static inline u32 minion_minion_intr_falcon_nostall_v(u32 r)
{
	return (r >> 3U) & 0x1U;
}
static inline u32 minion_minion_intr_link_f(u32 v)
{
	return (v & 0xffffU) << 16U;
}
static inline u32 minion_minion_intr_link_m(void)
{
	return 0xffffU << 16U;
}
static inline u32 minion_minion_intr_link_v(u32 r)
{
	return (r >> 16U) & 0xffffU;
}
static inline u32 minion_minion_intr_nonstall_en_r(void)
{
	return 0x0000081cU;
}
static inline u32 minion_minion_intr_stall_en_r(void)
{
	return 0x00000818U;
}
static inline u32 minion_minion_intr_stall_en_fatal_f(u32 v)
{
	return (v & 0x1U) << 0U;
}
static inline u32 minion_minion_intr_stall_en_fatal_m(void)
{
	return 0x1U << 0U;
}
static inline u32 minion_minion_intr_stall_en_fatal_v(u32 r)
{
	return (r >> 0U) & 0x1U;
}
static inline u32 minion_minion_intr_stall_en_fatal_enable_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_minion_intr_stall_en_fatal_enable_f(void)
{
	return 0x1U;
}
static inline u32 minion_minion_intr_stall_en_fatal_disable_v(void)
{
	return 0x00000000U;
}
static inline u32 minion_minion_intr_stall_en_fatal_disable_f(void)
{
	return 0x0U;
}
static inline u32 minion_minion_intr_stall_en_nonfatal_f(u32 v)
{
	return (v & 0x1U) << 1U;
}
static inline u32 minion_minion_intr_stall_en_nonfatal_m(void)
{
	return 0x1U << 1U;
}
static inline u32 minion_minion_intr_stall_en_nonfatal_v(u32 r)
{
	return (r >> 1U) & 0x1U;
}
static inline u32 minion_minion_intr_stall_en_nonfatal_enable_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_minion_intr_stall_en_nonfatal_enable_f(void)
{
	return 0x2U;
}
static inline u32 minion_minion_intr_stall_en_nonfatal_disable_v(void)
{
	return 0x00000000U;
}
static inline u32 minion_minion_intr_stall_en_nonfatal_disable_f(void)
{
	return 0x0U;
}
static inline u32 minion_minion_intr_stall_en_falcon_stall_f(u32 v)
{
	return (v & 0x1U) << 2U;
}
static inline u32 minion_minion_intr_stall_en_falcon_stall_m(void)
{
	return 0x1U << 2U;
}
static inline u32 minion_minion_intr_stall_en_falcon_stall_v(u32 r)
{
	return (r >> 2U) & 0x1U;
}
static inline u32 minion_minion_intr_stall_en_falcon_stall_enable_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_minion_intr_stall_en_falcon_stall_enable_f(void)
{
	return 0x4U;
}
static inline u32 minion_minion_intr_stall_en_falcon_stall_disable_v(void)
{
	return 0x00000000U;
}
static inline u32 minion_minion_intr_stall_en_falcon_stall_disable_f(void)
{
	return 0x0U;
}
static inline u32 minion_minion_intr_stall_en_falcon_nostall_f(u32 v)
{
	return (v & 0x1U) << 3U;
}
static inline u32 minion_minion_intr_stall_en_falcon_nostall_m(void)
{
	return 0x1U << 3U;
}
static inline u32 minion_minion_intr_stall_en_falcon_nostall_v(u32 r)
{
	return (r >> 3U) & 0x1U;
}
static inline u32 minion_minion_intr_stall_en_falcon_nostall_enable_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_minion_intr_stall_en_falcon_nostall_enable_f(void)
{
	return 0x8U;
}
static inline u32 minion_minion_intr_stall_en_falcon_nostall_disable_v(void)
{
	return 0x00000000U;
}
static inline u32 minion_minion_intr_stall_en_falcon_nostall_disable_f(void)
{
	return 0x0U;
}
static inline u32 minion_minion_intr_stall_en_link_f(u32 v)
{
	return (v & 0xffffU) << 16U;
}
static inline u32 minion_minion_intr_stall_en_link_m(void)
{
	return 0xffffU << 16U;
}
static inline u32 minion_minion_intr_stall_en_link_v(u32 r)
{
	return (r >> 16U) & 0xffffU;
}
static inline u32 minion_nvlink_dl_cmd_r(u32 i)
{
	return 0x00000900U + i*4U;
}
static inline u32 minion_nvlink_dl_cmd___size_1_v(void)
{
	return 0x00000006U;
}
static inline u32 minion_nvlink_dl_cmd_command_f(u32 v)
{
	return (v & 0xffU) << 0U;
}
static inline u32 minion_nvlink_dl_cmd_command_v(u32 r)
{
	return (r >> 0U) & 0xffU;
}
static inline u32 minion_nvlink_dl_cmd_command_configeom_v(void)
{
	return 0x00000040U;
}
static inline u32 minion_nvlink_dl_cmd_command_configeom_f(void)
{
	return 0x40U;
}
static inline u32 minion_nvlink_dl_cmd_command_nop_v(void)
{
	return 0x00000000U;
}
static inline u32 minion_nvlink_dl_cmd_command_nop_f(void)
{
	return 0x0U;
}
static inline u32 minion_nvlink_dl_cmd_command_initphy_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_nvlink_dl_cmd_command_initphy_f(void)
{
	return 0x1U;
}
static inline u32 minion_nvlink_dl_cmd_command_initlaneenable_v(void)
{
	return 0x00000003U;
}
static inline u32 minion_nvlink_dl_cmd_command_initlaneenable_f(void)
{
	return 0x3U;
}
static inline u32 minion_nvlink_dl_cmd_command_initdlpl_v(void)
{
	return 0x00000004U;
}
static inline u32 minion_nvlink_dl_cmd_command_initdlpl_f(void)
{
	return 0x4U;
}
static inline u32 minion_nvlink_dl_cmd_command_lanedisable_v(void)
{
	return 0x00000008U;
}
static inline u32 minion_nvlink_dl_cmd_command_lanedisable_f(void)
{
	return 0x8U;
}
static inline u32 minion_nvlink_dl_cmd_command_fastlanedisable_v(void)
{
	return 0x00000009U;
}
static inline u32 minion_nvlink_dl_cmd_command_fastlanedisable_f(void)
{
	return 0x9U;
}
static inline u32 minion_nvlink_dl_cmd_command_laneshutdown_v(void)
{
	return 0x0000000cU;
}
static inline u32 minion_nvlink_dl_cmd_command_laneshutdown_f(void)
{
	return 0xcU;
}
static inline u32 minion_nvlink_dl_cmd_command_setacmode_v(void)
{
	return 0x0000000aU;
}
static inline u32 minion_nvlink_dl_cmd_command_setacmode_f(void)
{
	return 0xaU;
}
static inline u32 minion_nvlink_dl_cmd_command_clracmode_v(void)
{
	return 0x0000000bU;
}
static inline u32 minion_nvlink_dl_cmd_command_clracmode_f(void)
{
	return 0xbU;
}
static inline u32 minion_nvlink_dl_cmd_command_enablepm_v(void)
{
	return 0x00000010U;
}
static inline u32 minion_nvlink_dl_cmd_command_enablepm_f(void)
{
	return 0x10U;
}
static inline u32 minion_nvlink_dl_cmd_command_disablepm_v(void)
{
	return 0x00000011U;
}
static inline u32 minion_nvlink_dl_cmd_command_disablepm_f(void)
{
	return 0x11U;
}
static inline u32 minion_nvlink_dl_cmd_command_savestate_v(void)
{
	return 0x00000018U;
}
static inline u32 minion_nvlink_dl_cmd_command_savestate_f(void)
{
	return 0x18U;
}
static inline u32 minion_nvlink_dl_cmd_command_restorestate_v(void)
{
	return 0x00000019U;
}
static inline u32 minion_nvlink_dl_cmd_command_restorestate_f(void)
{
	return 0x19U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_0_v(void)
{
	return 0x00000020U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_0_f(void)
{
	return 0x20U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_1_v(void)
{
	return 0x00000021U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_1_f(void)
{
	return 0x21U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_2_v(void)
{
	return 0x00000022U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_2_f(void)
{
	return 0x22U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_3_v(void)
{
	return 0x00000023U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_3_f(void)
{
	return 0x23U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_4_v(void)
{
	return 0x00000024U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_4_f(void)
{
	return 0x24U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_5_v(void)
{
	return 0x00000025U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_5_f(void)
{
	return 0x25U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_6_v(void)
{
	return 0x00000026U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_6_f(void)
{
	return 0x26U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_7_v(void)
{
	return 0x00000027U;
}
static inline u32 minion_nvlink_dl_cmd_command_initpll_7_f(void)
{
	return 0x27U;
}
static inline u32 minion_nvlink_dl_cmd_fault_f(u32 v)
{
	return (v & 0x1U) << 30U;
}
static inline u32 minion_nvlink_dl_cmd_fault_v(u32 r)
{
	return (r >> 30U) & 0x1U;
}
static inline u32 minion_nvlink_dl_cmd_ready_f(u32 v)
{
	return (v & 0x1U) << 31U;
}
static inline u32 minion_nvlink_dl_cmd_ready_v(u32 r)
{
	return (r >> 31U) & 0x1U;
}
static inline u32 minion_misc_0_r(void)
{
	return 0x000008b0U;
}
static inline u32 minion_misc_0_scratch_swrw_0_f(u32 v)
{
	return (v & 0xffffffffU) << 0U;
}
static inline u32 minion_misc_0_scratch_swrw_0_v(u32 r)
{
	return (r >> 0U) & 0xffffffffU;
}
static inline u32 minion_nvlink_link_intr_r(u32 i)
{
	return 0x00000a00U + i*4U;
}
static inline u32 minion_nvlink_link_intr___size_1_v(void)
{
	return 0x00000006U;
}
static inline u32 minion_nvlink_link_intr_code_f(u32 v)
{
	return (v & 0xffU) << 0U;
}
static inline u32 minion_nvlink_link_intr_code_m(void)
{
	return 0xffU << 0U;
}
static inline u32 minion_nvlink_link_intr_code_v(u32 r)
{
	return (r >> 0U) & 0xffU;
}
static inline u32 minion_nvlink_link_intr_code_na_v(void)
{
	return 0x00000000U;
}
static inline u32 minion_nvlink_link_intr_code_na_f(void)
{
	return 0x0U;
}
static inline u32 minion_nvlink_link_intr_code_swreq_v(void)
{
	return 0x00000001U;
}
static inline u32 minion_nvlink_link_intr_code_swreq_f(void)
{
	return 0x1U;
}
static inline u32 minion_nvlink_link_intr_code_dlreq_v(void)
{
	return 0x00000002U;
}
static inline u32 minion_nvlink_link_intr_code_dlreq_f(void)
{
	return 0x2U;
}
static inline u32 minion_nvlink_link_intr_code_pmdisabled_v(void)
{
	return 0x00000003U;
}
static inline u32 minion_nvlink_link_intr_code_pmdisabled_f(void)
{
	return 0x3U;
}
static inline u32 minion_nvlink_link_intr_subcode_f(u32 v)
{
	return (v & 0xffU) << 8U;
}
static inline u32 minion_nvlink_link_intr_subcode_m(void)
{
	return 0xffU << 8U;
}
static inline u32 minion_nvlink_link_intr_subcode_v(u32 r)
{
	return (r >> 8U) & 0xffU;
}
static inline u32 minion_nvlink_link_intr_state_f(u32 v)
{
	return (v & 0x1U) << 31U;
}
static inline u32 minion_nvlink_link_intr_state_m(void)
{
	return 0x1U << 31U;
}
static inline u32 minion_nvlink_link_intr_state_v(u32 r)
{
	return (r >> 31U) & 0x1U;
}
#endif