summaryrefslogtreecommitdiffstats
path: root/SD-VBS/benchmarks/texture_synthesis/data/test/expected_C.txt
diff options
context:
space:
mode:
authorLeo Chan <leochanj@live.unc.edu>2020-10-22 01:53:21 -0400
committerJoshua Bakita <jbakita@cs.unc.edu>2020-10-22 01:56:35 -0400
commitd17b33131c14864bd1eae275f49a3f148e21cf29 (patch)
tree0d8f77922e8d193cb0f6edab83018f057aad64a0 /SD-VBS/benchmarks/texture_synthesis/data/test/expected_C.txt
parent601ed25a4c5b66cb75315832c15613a727db2c26 (diff)
Squashed commit of the sb-vbs branch.
Includes the SD-VBS benchmarks modified to: - Use libextra to loop as realtime jobs - Preallocate memory before starting their main computation - Accept input via stdin instead of via argc Does not include the SD-VBS matlab code. Fixes libextra execution in LITMUS^RT.
Diffstat (limited to 'SD-VBS/benchmarks/texture_synthesis/data/test/expected_C.txt')
-rw-r--r--SD-VBS/benchmarks/texture_synthesis/data/test/expected_C.txt1
1 files changed, 1 insertions, 0 deletions
diff --git a/SD-VBS/benchmarks/texture_synthesis/data/test/expected_C.txt b/SD-VBS/benchmarks/texture_synthesis/data/test/expected_C.txt
new file mode 100644
index 0000000..9242525
--- /dev/null
+++ b/SD-VBS/benchmarks/texture_synthesis/data/test/expected_C.txt
@@ -0,0 +1 @@
101.000000 103.000000 93.000000 96.000000 110.000000 110.000000 97.000000 110.000000 110.000000 110.000000 110.000000 97.000000 110.000000 110.000000 97.000000 110.000000 102.000000 106.000000 109.000000 102.000000 101.000000 103.000000 93.000000 101.000000 103.000000 101.000000 103.000000 93.000000 101.000000 103.000000 93.000000 101.000000 106.000000 109.000000 103.000000 93.000000 102.000000 106.000000 109.000000 110.000000 96.000000 102.000000 106.000000 109.000000 102.000000 106.000000 109.000000 102.000000 98.000000 102.000000 106.000000 109.000000 94.000000 101.000000 101.000000 103.000000 93.000000 101.000000 97.000000 102.000000 103.000000 96.000000 102.000000 109.000000 91.000000 97.000000 97.000000 106.000000 109.000000 96.000000 102.000000 106.000000 109.000000 100.000000 93.000000 94.000000 96.000000 102.000000 103.000000 96.000000 110.000000 110.000000 97.000000 97.000000 95.000000 88.000000 95.000000 94.000000 91.000000 88.000000 96.000000 110.000000 110.000000 97.000000 91.000000 96.000000 101.000000 103.000000 93.000000 91.000000 95.000000 101.000000 95.000000 103.000000 100.000000 101.000000 102.000000 101.000000 103.000000 93.000000 110.000000 102.000000 110.000000 106.000000 109.000000 110.000000 110.000000 103.000000 96.000000 102.000000 106.000000 103.000000 96.000000 102.000000 106.000000 109.000000 103.000000 96.000000 110.000000 93.000000 102.000000 101.000000 103.000000 93.000000 110.000000 96.000000 102.000000 106.000000 109.000000 97.000000 91.000000 88.000000 96.000000 103.000000 106.000000 93.000000 96.000000 102.000000 106.000000 109.000000 91.000000 102.000000 94.000000 86.000000 88.000000 96.000000 95.000000 101.000000 102.000000 101.000000 106.000000 109.000000 103.000000 103.000000 96.000000 102.000000 97.000000 95.000000 103.000000 110.000000 101.000000 100.000000 97.000000 103.000000 96.000000 102.000000 110.000000 97.000000 93.000000 91.000000 97.000000 103.000000 96.000000 97.000000 97.000000 103.000000 93.000000 88.000000 97.000000 88.000000 96.000000 96.000000 102.000000 93.000000 103.000000 110.000000 110.000000 97.000000 95.000000 103.000000 97.000000 106.000000 109.000000 110.000000 110.000000 97.000000 102.000000 101.000000 106.000000 109.000000 102.000000 101.000000 103.000000 93.000000 97.000000 97.000000 102.000000 106.000000 109.000000 101.000000 103.000000 93.000000 88.000000 102.000000 93.000000 102.000000 96.000000 102.000000 106.000000 109.000000 110.000000 97.000000 102.000000 106.000000 96.000000 102.000000 106.000000 109.000000 110.000000 97.000000 110.000000 110.000000 97.000000 101.000000 103.000000 93.000000 103.000000 93.000000 97.000000 91.000000 97.000000 97.000000 101.000000 97.000000 103.000000 93.000000