blob: 33e53424128b33a4096162bfe29848b2885a8b16 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
/*
* include/asm-x8664/cache.h
*/
#ifndef __ARCH_X8664_CACHE_H
#define __ARCH_X8664_CACHE_H
#include <linux/config.h>
/* L1 cache line size */
#define L1_CACHE_SHIFT (CONFIG_X86_L1_CACHE_SHIFT)
#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)
#define L1_CACHE_SHIFT_MAX 7 /* largest L1 which this arch supports */
#endif
|
