blob: d92406ae2841747ef3ec99f3adbe6039eae83427 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
|
/*
* PCI Register definitions for the MIPS System Controller.
*
* Copyright (C) 2004 MIPS Technologies, Inc. All rights reserved.
*
* This file is subject to the terms and conditions of the GNU General Public
* License. See the file "COPYING" in the main directory of this archive
* for more details.
*/
#ifndef __ASM_MIPS_BOARDS_MSC01_IC_H
#define __ASM_MIPS_BOARDS_MSC01_IC_H
/*****************************************************************************
* Register offset addresses
*****************************************************************************/
#define MSC01_IC_RST_OFS 0x00008 /* Software reset */
#define MSC01_IC_ENAL_OFS 0x00100 /* Int_in enable mask 31:0 */
#define MSC01_IC_ENAH_OFS 0x00108 /* Int_in enable mask 63:32 */
#define MSC01_IC_DISL_OFS 0x00120 /* Int_in disable mask 31:0 */
#define MSC01_IC_DISH_OFS 0x00128 /* Int_in disable mask 63:32 */
#define MSC01_IC_ISBL_OFS 0x00140 /* Raw int_in 31:0 */
#define MSC01_IC_ISBH_OFS 0x00148 /* Raw int_in 63:32 */
#define MSC01_IC_ISAL_OFS 0x00160 /* Masked int_in 31:0 */
#define MSC01_IC_ISAH_OFS 0x00168 /* Masked int_in 63:32 */
#define MSC01_IC_LVL_OFS 0x00180 /* Disable priority int_out */
#define MSC01_IC_RAMW_OFS 0x00180 /* Shadow set RAM (EI) */
#define MSC01_IC_OSB_OFS 0x00188 /* Raw int_out */
#define MSC01_IC_OSA_OFS 0x00190 /* Masked int_out */
#define MSC01_IC_GENA_OFS 0x00198 /* Global HW int enable */
#define MSC01_IC_BASE_OFS 0x001a0 /* Base address of IC_VEC */
#define MSC01_IC_VEC_OFS 0x001b0 /* Active int's vector address */
#define MSC01_IC_EOI_OFS 0x001c0 /* Enable lower level ints */
#define MSC01_IC_CFG_OFS 0x001c8 /* Configuration register */
#define MSC01_IC_TRLD_OFS 0x001d0 /* Interval timer reload val */
#define MSC01_IC_TVAL_OFS 0x001e0 /* Interval timer current val */
#define MSC01_IC_TCFG_OFS 0x001f0 /* Interval timer config */
#define MSC01_IC_SUP_OFS 0x00200 /* Set up int_in line 0 */
#define MSC01_IC_ENA_OFS 0x00800 /* Int_in enable mask 63:0 */
#define MSC01_IC_DIS_OFS 0x00820 /* Int_in disable mask 63:0 */
#define MSC01_IC_ISB_OFS 0x00840 /* Raw int_in 63:0 */
#define MSC01_IC_ISA_OFS 0x00860 /* Masked int_in 63:0 */
/*****************************************************************************
* Register field encodings
*****************************************************************************/
#define MSC01_IC_RST_RST_SHF 0
#define MSC01_IC_RST_RST_MSK 0x00000001
#define MSC01_IC_RST_RST_BIT MSC01_IC_RST_RST_MSK
#define MSC01_IC_LVL_LVL_SHF 0
#define MSC01_IC_LVL_LVL_MSK 0x000000ff
#define MSC01_IC_LVL_SPUR_SHF 16
#define MSC01_IC_LVL_SPUR_MSK 0x00010000
#define MSC01_IC_LVL_SPUR_BIT MSC01_IC_LVL_SPUR_MSK
#define MSC01_IC_RAMW_RIPL_SHF 0
#define MSC01_IC_RAMW_RIPL_MSK 0x0000003f
#define MSC01_IC_RAMW_DATA_SHF 6
#define MSC01_IC_RAMW_DATA_MSK 0x00000fc0
#define MSC01_IC_RAMW_ADDR_SHF 25
#define MSC01_IC_RAMW_ADDR_MSK 0x7e000000
#define MSC01_IC_RAMW_READ_SHF 31
#define MSC01_IC_RAMW_READ_MSK 0x80000000
#define MSC01_IC_RAMW_READ_BIT MSC01_IC_RAMW_READ_MSK
#define MSC01_IC_OSB_OSB_SHF 0
#define MSC01_IC_OSB_OSB_MSK 0x000000ff
#define MSC01_IC_OSA_OSA_SHF 0
#define MSC01_IC_OSA_OSA_MSK 0x000000ff
#define MSC01_IC_GENA_GENA_SHF 0
#define MSC01_IC_GENA_GENA_MSK 0x00000001
#define MSC01_IC_GENA_GENA_BIT MSC01_IC_GENA_GENA_MSK
#define MSC01_IC_CFG_DIS_SHF 0
#define MSC01_IC_CFG_DIS_MSK 0x00000001
#define MSC01_IC_CFG_DIS_BIT MSC01_IC_CFG_DIS_MSK
#define MSC01_IC_CFG_SHFT_SHF 8
#define MSC01_IC_CFG_SHFT_MSK 0x00000f00
#define MSC01_IC_TCFG_ENA_SHF 0
#define MSC01_IC_TCFG_ENA_MSK 0x00000001
#define MSC01_IC_TCFG_ENA_BIT MSC01_IC_TCFG_ENA_MSK
#define MSC01_IC_TCFG_INT_SHF 8
#define MSC01_IC_TCFG_INT_MSK 0x00000100
#define MSC01_IC_TCFG_INT_BIT MSC01_IC_TCFG_INT_MSK
#define MSC01_IC_TCFG_EDGE_SHF 16
#define MSC01_IC_TCFG_EDGE_MSK 0x00010000
#define MSC01_IC_TCFG_EDGE_BIT MSC01_IC_TCFG_EDGE_MSK
#define MSC01_IC_SUP_PRI_SHF 0
#define MSC01_IC_SUP_PRI_MSK 0x00000007
#define MSC01_IC_SUP_EDGE_SHF 8
#define MSC01_IC_SUP_EDGE_MSK 0x00000100
#define MSC01_IC_SUP_EDGE_BIT MSC01_IC_SUP_EDGE_MSK
#define MSC01_IC_SUP_STEP 8
/*
* MIPS System controller interrupt register base.
*
*/
/*****************************************************************************
* Absolute register addresses
*****************************************************************************/
#define MSC01_IC_RST (MSC01_IC_REG_BASE + MSC01_IC_RST_OFS)
#define MSC01_IC_ENAL (MSC01_IC_REG_BASE + MSC01_IC_ENAL_OFS)
#define MSC01_IC_ENAH (MSC01_IC_REG_BASE + MSC01_IC_ENAH_OFS)
#define MSC01_IC_DISL (MSC01_IC_REG_BASE + MSC01_IC_DISL_OFS)
#define MSC01_IC_DISH (MSC01_IC_REG_BASE + MSC01_IC_DISH_OFS)
#define MSC01_IC_ISBL (MSC01_IC_REG_BASE + MSC01_IC_ISBL_OFS)
#define MSC01_IC_ISBH (MSC01_IC_REG_BASE + MSC01_IC_ISBH_OFS)
#define MSC01_IC_ISAL (MSC01_IC_REG_BASE + MSC01_IC_ISAL_OFS)
#define MSC01_IC_ISAH (MSC01_IC_REG_BASE + MSC01_IC_ISAH_OFS)
#define MSC01_IC_LVL (MSC01_IC_REG_BASE + MSC01_IC_LVL_OFS)
#define MSC01_IC_RAMW (MSC01_IC_REG_BASE + MSC01_IC_RAMW_OFS)
#define MSC01_IC_OSB (MSC01_IC_REG_BASE + MSC01_IC_OSB_OFS)
#define MSC01_IC_OSA (MSC01_IC_REG_BASE + MSC01_IC_OSA_OFS)
#define MSC01_IC_GENA (MSC01_IC_REG_BASE + MSC01_IC_GENA_OFS)
#define MSC01_IC_BASE (MSC01_IC_REG_BASE + MSC01_IC_BASE_OFS)
#define MSC01_IC_VEC (MSC01_IC_REG_BASE + MSC01_IC_VEC_OFS)
#define MSC01_IC_EOI (MSC01_IC_REG_BASE + MSC01_IC_EOI_OFS)
#define MSC01_IC_CFG (MSC01_IC_REG_BASE + MSC01_IC_CFG_OFS)
#define MSC01_IC_TRLD (MSC01_IC_REG_BASE + MSC01_IC_TRLD_OFS)
#define MSC01_IC_TVAL (MSC01_IC_REG_BASE + MSC01_IC_TVAL_OFS)
#define MSC01_IC_TCFG (MSC01_IC_REG_BASE + MSC01_IC_TCFG_OFS)
#define MSC01_IC_SUP (MSC01_IC_REG_BASE + MSC01_IC_SUP_OFS)
#define MSC01_IC_ENA (MSC01_IC_REG_BASE + MSC01_IC_ENA_OFS)
#define MSC01_IC_DIS (MSC01_IC_REG_BASE + MSC01_IC_DIS_OFS)
#define MSC01_IC_ISB (MSC01_IC_REG_BASE + MSC01_IC_ISB_OFS)
#define MSC01_IC_ISA (MSC01_IC_REG_BASE + MSC01_IC_ISA_OFS)
/*
* Soc-it interrupts are configurable.
* Every board describes its IRQ mapping with this table.
*/
typedef struct msc_irqmap {
int im_irq;
int im_type;
int im_lvl;
} msc_irqmap_t;
/* im_type */
#define MSC01_IRQ_LEVEL 0
#define MSC01_IRQ_EDGE 1
extern void __init init_msc_irqs(unsigned long icubase, unsigned int base, msc_irqmap_t *imp, int nirq);
extern void ll_msc_irq(void);
#endif /* __ASM_MIPS_BOARDS_MSC01_IC_H */
|
