aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/staging/rtl8723au/hal
Commit message (Expand)AuthorAge
* drivers: staging: rtl8723au: fix "warning: cast to restricted __le16"Piotr Witoslawski2015-04-03
* staging: rtl8723au: Update RT_TRACE macro and usesJoe Perches2015-03-26
* staging: rtl8723au: update_txdesc(): bagg_pkt is always falseJes Sorensen2015-03-23
* staging: rtl8723au: Fix trailing whitespaceJes Sorensen2015-03-23
* Staging: rtl8723au: Remove parentheses around right side an assignmentHaneen Mohammed2015-03-16
* drivers: staging: rtl8723au: hal: Removed unnecessary parenthesesTina Johnson2015-03-09
* staging: rtl8723au: Eliminate ODM_SetBBReg()Jes Sorensen2015-03-06
* staging: rtl8723au: odm.c: Further reduce the use of ODM_SetBBReg()Jes Sorensen2015-03-06
* staging: rtl8723au: Eliminate ODM_GetBBReg()Jes Sorensen2015-03-06
* staging: rtl8723au: Get rid of ODM_Read4Byte()Jes Sorensen2015-03-06
* staging: rtl8723au: Remove various ODM_* register access wrappersJes Sorensen2015-03-06
* staging: rtl8723au: Eliminate ODM_Write1Byte()Jes Sorensen2015-03-06
* staging: rtl8723au: odm_ConfigBB_PHY_8723A() always issues 32 bit writesJes Sorensen2015-03-06
* staging: rtl8723au: odm_ConfigBB_AGC_8723A() always does 32 bit writesJes Sorensen2015-03-06
* staging: rtl8723au: odm.c: Use rtl8723au_{read, write}32() for 32 bit registe...Jes Sorensen2015-03-06
* staging: rtl8723au: usb_halinit.c: Use rtl8723au_{read,write}32()Jes Sorensen2015-03-06
* staging: rtl8723au: rtl8723a_phycfg.c: Use proper register read/write functionsJes Sorensen2015-03-06
* staging: rtl8723au: writeOFDMPowerReg() use rtl8723au_write32()Jes Sorensen2015-03-06
* staging: rtl8723au: Clean up PHY_{Query,Set}BBReg() 32 bit read/writesJes Sorensen2015-03-06
* staging: rtl8723au: Reduce the usage of ODM_[GS]et_BBReg()Jes Sorensen2015-03-06
* staging: rtl8723au: Remove pointless wrappers around odm_TXPowerTrackingInit()Jes Sorensen2015-03-06
* staging: rtl8723au: Remove a number of unused entries from struct dm_odm_tJes Sorensen2015-03-06
* staging: rtl8723au: remove extra parentheses around right bit shift operationsAya Mahfouz2015-03-06
* staging: rtl8723au: odm.c: Break some lines down to 80 charactersJes Sorensen2015-03-06
* staging: rtl8723au: ODM_Write_DIG23A(): Cosmetic cleanupsJes Sorensen2015-03-06
* staging: rtl8723au: Clean up odm_RefreshRateAdaptiveMask()Jes Sorensen2015-03-06
* staging: rtl8723au: Clean up FindMinimumRSSI()Jes Sorensen2015-03-06
* staging: rtl8723au: Clean up odm_RSSIMonitorCheck()Jes Sorensen2015-03-06
* staging: rtl8723au: ODM_TXPowerTrackingCheck23a(): Remove no-op functionJes Sorensen2015-03-06
* staging: rtl8723au: Remove write only bIsCurRDLStateJes Sorensen2015-03-06
* staging: rtl8723au: Remove unused Funai TV hackJes Sorensen2015-03-06
* staging: rtl8723au: Remove write-only variable ControlChannelJes Sorensen2015-03-06
* staging: rtl8723au: SupportInterface is always set to USBJes Sorensen2015-03-06
* staging: rtl8723au: Remove no-op ODM_CMNINFO_PLATFORMJes Sorensen2015-03-06
* staging: rtl8723au: odm_dtc(): Remove no-op functionJes Sorensen2015-03-06
* staging: rtl8723au: Make odm_PHY_SaveAFERegisters() readableJes Sorensen2015-03-06
* staging: rtl8723au: ODM_RF_CALIBRATION is never setJes Sorensen2015-03-06
* staging: rtl8723au: ODM_RF_TX_PWR_TRACK is always setJes Sorensen2015-03-06
* staging: rtl8723au: ODM_BB_PWR_SAVE is unusedJes Sorensen2015-03-06
* staging: rtl8723au: ODM_BB_CCK_PD is always setJes Sorensen2015-03-06
* staging: rtl8723au: ODM_BB_RSSI_MONITOR is always setJes Sorensen2015-03-06
* staging: rtl8723au: ODM_BB_FA_CNT is always setJes Sorensen2015-03-06
* staging: rtl8723au: ODM_BB_DYNAMIC_TXPWR isn't used for anythingJes Sorensen2015-03-06
* staging: rtl8723au: ODM_BB_DIG is always setJes Sorensen2015-03-06
* staging: rtl8723au: ODM_BB_RA_MASK is always setJes Sorensen2015-03-06
* staging: rtl8723au: ODM_MAC_EDCA_TURBO is always setJes Sorensen2015-03-06
* staging: rtl8723au: Avoid zero initializing variables unnecessarilyJes Sorensen2015-03-06
* staging: rtl8723au: Variable bbtchange is always falseJes Sorensen2015-03-06
* staging: rtl8723au: rtl8723a_hal_init.c: remove unnecessary bracesDaniele Alessandrelli2015-03-06
* staging: rtl8723au: MAX_AGGR_NUM is not usedJes Sorensen2015-03-06
generated by cgit v1.2.2 (git 2.25.0) at 2025-04-20 13:16:30 -0400