aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/scsi/aic94xx
Commit message (Expand)AuthorAge
* [SCSI] aic94xx: world-writable sysfs update_bios fileVasiliy Kulikov2011-05-24
* Fix common misspellingsLucas De Marchi2011-03-31
* scsi: change to new flag variablematt mooney2011-03-17
* drivers: scsi: fix typo in commentAndrea Gelmini2010-11-03
* tree-wide: fix comment/printk typosUwe Kleine-König2010-11-01
* drivers/scsi/aic94xx/aic94xx_init.c: correct the size argument to kmallocJulia Lawall2010-08-11
* Merge branch 'for-next' of git://git.kernel.org/pub/scm/linux/kernel/git/jiko...Linus Torvalds2010-08-04
|\
| * fix typos concerning "initiali[zs]e"Uwe Kleine-König2010-06-16
* | [SCSI] Unify SAM_ and SAM_STAT_ macrosJames Bottomley2010-07-28
|/
* include cleanup: Update gfp.h and slab.h includes to prepare for breaking imp...Tejun Heo2010-03-30
* tree-wide: fix misspelling of "definition" in commentsAdam Buchbinder2009-12-04
* dma-mapping: replace all DMA_32BIT_MASK macro with DMA_BIT_MASK(32)Yang Hongyang2009-04-07
* dma-mapping: replace all DMA_64BIT_MASK macro with DMA_BIT_MASK(64)Yang Hongyang2009-04-07
* [SCSI] struct device - replace bus_id with dev_name(), dev_set_name()Kay Sievers2009-01-02
* [SCSI] replace __FUNCTION__ with __func__Harvey Harrison2008-07-27
* aic94xx: treat firmware data as constDavid Woodhouse2008-07-10
* [SCSI] aic94xx: fix section mismatchSam Ravnborg2008-05-02
* [SCSI] aic94xx: cleanupsAdrian Bunk2008-04-07
* [SCSI] aic94xx: Use sas_request_addr() to provide SAS WWN if the adapter lack...Darrick J. Wong2008-04-07
* [SCSI] aic94xx: fix TMF ascb handling to prevent sequencer panicJames Bottomley2008-02-24
* [SCSI] aic94xx: plumb in I_T_nexus_reset task management functionJames Bottomley2008-02-24
* [SCSI] aic94xx: fix sequencer hang on error recoveryJames Bottomley2008-02-22
* [SCSI] aic94xx: fix REQ_TASK_ABORT and REQ_DEVICE_RESETJames Bottomley2008-02-18
* [SCSI] aic94xx: fix ABORT_TASK define conflictBoaz Harrosh2008-02-11
* [SCSI] libsas: abstract STP task status into a functionJames Bottomley2008-01-25
* [SCSI] aic94xx: fix section mismatchesRandy Dunlap2008-01-11
* [SCSI] libsas: Convert sas_proto users to sas_protocolDarrick J. Wong2008-01-11
* [SCSI] aic94xx: update BIOS image from user space.Gilbert Wu2008-01-11
* aic94xx_sds: rename FLASH_SIZEAndrew Morton2007-11-14
* aic94xx: sg chaining supportJens Axboe2007-10-16
* Merge master.kernel.org:/pub/scm/linux/kernel/git/jejb/scsi-misc-2.6Linus Torvalds2007-10-15
|\
| * [SCSI] aic94xx: fix SSP IU status print-outJeff Garzik2007-10-12
| * [SCSI] aic94xx: Free scsi host on errorMatthew Wilcox2007-10-12
| * [SCSI] aic94xx: Add new PCI ID for ASC58300Gilbert Wu2007-10-12
* | aic94xx: fix DMA data direction for SMP requestsJeff Garzik2007-10-02
|/
* [SCSI] libsas: Remove PCI dependenciesJeff Garzik2007-07-26
* Merge master.kernel.org:/pub/scm/linux/kernel/git/jejb/scsi-misc-2.6Linus Torvalds2007-07-22
|\
| * [SCSI] libsas, aic94xx: fix dma mapping cockups with ATAJames Bottomley2007-07-18
| * [SCSI] aic94xx: Don't call pci_map_sg for already-mapped scatterlistsDarrick J. Wong2007-07-18
| * [SCSI] libsas: fixup NCQ for SATA disksJames Bottomley2007-07-18
| * [SCSI] aic94xx: SATA tag mask not set correctlyDarrick J. Wong2007-07-18
| * [SCSI] Add SATA support to libsasDarrick J. Wong2007-07-18
* | mm: Remove slab destructors from kmem_cache_create().Paul Mundt2007-07-19
|/
* PCI: Change all drivers to use pci_device->revisionAuke Kok2007-07-11
* [SCSI] aic94xx: asd_clear_nexus should fail if the cleared task does not comp...Darrick J. Wong2007-05-22
* Fix occurrences of "the the "Michael Opdenacker2007-05-09
* PCI: Cleanup the includes of <linux/pci.h>Jean Delvare2007-05-02
* [SCSI] aic94xx: tie driver to the major number of the sequencer firmwareJames Bottomley2007-02-16
* [PATCH] Scheduled removal of SA_xxx interrupt flags fixupsThomas Gleixner2007-02-14
* Merge master.kernel.org:/pub/scm/linux/kernel/git/jejb/scsi-misc-2.6Linus Torvalds2007-02-11
|\
generated by cgit v1.2.2 (git 2.25.0) at 2025-04-04 22:32:42 -0400
670'>670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 
/*
 * tegra210_admaif_alt.c - Tegra ADMAIF driver
 *
 * Copyright (c) 2014-2019 NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <linux/delay.h>
#include <linux/clk.h>
#include <linux/device.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/of_platform.h>
#include <linux/platform_device.h>
#include <linux/pm_runtime.h>
#include <linux/regmap.h>
#include <linux/clk/tegra.h>
#include <sound/soc.h>
#include <sound/pcm_params.h>

#include "tegra_pcm_alt.h"
#include "tegra210_xbar_alt.h"
#include "tegra_isomgr_bw_alt.h"
#include "tegra210_admaif_alt.h"

#define DRV_NAME "tegra210-ape-admaif"

#define CH_REG(reg, id) (reg + (TEGRA_ADMAIF_CHANNEL_REG_STRIDE * (id-1)))

#define REG_DEFAULTS(id, rx_ctrl, tx_ctrl, tx_base) \
	{ CH_REG(TEGRA_ADMAIF_XBAR_RX_INT_MASK, id), 0x00000001}, \
	{ CH_REG(TEGRA_ADMAIF_CHAN_ACIF_RX_CTRL, id), 0x00007700}, \
	{ CH_REG(TEGRA_ADMAIF_XBAR_RX_FIFO_CTRL, id), rx_ctrl}, \
	{ CH_REG((tx_base + TEGRA_ADMAIF_XBAR_TX_INT_MASK), id), 0x00000001}, \
	{ CH_REG((tx_base + TEGRA_ADMAIF_CHAN_ACIF_TX_CTRL), id), 0x00007700}, \
	{ CH_REG((tx_base + TEGRA_ADMAIF_XBAR_TX_FIFO_CTRL), id), tx_ctrl}

#define ADMAIF_REG_DEFAULTS(id, chip) \
	REG_DEFAULTS(id, \
		chip ## _ADMAIF_RX ## id ## _FIFO_CTRL_REG_DEFAULT, \
		chip ## _ADMAIF_TX ## id ## _FIFO_CTRL_REG_DEFAULT, \
		chip ## _ADMAIF_XBAR_TX_BASE)

static const struct reg_default tegra186_admaif_reg_defaults[] = {
	{(TEGRA_ADMAIF_GLOBAL_CG_0+TEGRA186_ADMAIF_GLOBAL_BASE), 0x00000003},
	ADMAIF_REG_DEFAULTS(1, TEGRA186),
	ADMAIF_REG_DEFAULTS(2, TEGRA186),
	ADMAIF_REG_DEFAULTS(3, TEGRA186),
	ADMAIF_REG_DEFAULTS(4, TEGRA186),
	ADMAIF_REG_DEFAULTS(5, TEGRA186),
	ADMAIF_REG_DEFAULTS(6, TEGRA186),
	ADMAIF_REG_DEFAULTS(7, TEGRA186),
	ADMAIF_REG_DEFAULTS(8, TEGRA186),
	ADMAIF_REG_DEFAULTS(9, TEGRA186),
	ADMAIF_REG_DEFAULTS(10, TEGRA186),
	ADMAIF_REG_DEFAULTS(11, TEGRA186),
	ADMAIF_REG_DEFAULTS(12, TEGRA186),
	ADMAIF_REG_DEFAULTS(13, TEGRA186),
	ADMAIF_REG_DEFAULTS(14, TEGRA186),
	ADMAIF_REG_DEFAULTS(15, TEGRA186),
	ADMAIF_REG_DEFAULTS(16, TEGRA186),
	ADMAIF_REG_DEFAULTS(17, TEGRA186),
	ADMAIF_REG_DEFAULTS(18, TEGRA186),
	ADMAIF_REG_DEFAULTS(19, TEGRA186),
	ADMAIF_REG_DEFAULTS(20, TEGRA186)
};

static const struct reg_default tegra210_admaif_reg_defaults[] = {
	{(TEGRA_ADMAIF_GLOBAL_CG_0+TEGRA210_ADMAIF_GLOBAL_BASE), 0x00000003},
	ADMAIF_REG_DEFAULTS(1, TEGRA210),
	ADMAIF_REG_DEFAULTS(2, TEGRA210),
	ADMAIF_REG_DEFAULTS(3, TEGRA210),
	ADMAIF_REG_DEFAULTS(4, TEGRA210),
	ADMAIF_REG_DEFAULTS(5, TEGRA210),
	ADMAIF_REG_DEFAULTS(6, TEGRA210),
	ADMAIF_REG_DEFAULTS(7, TEGRA210),
	ADMAIF_REG_DEFAULTS(8, TEGRA210),
	ADMAIF_REG_DEFAULTS(9, TEGRA210),
	ADMAIF_REG_DEFAULTS(10, TEGRA210)
};

static bool tegra_admaif_wr_reg(struct device *dev, unsigned int reg)
{
	struct tegra_admaif *admaif = dev_get_drvdata(dev);
	unsigned int ch_stride = TEGRA_ADMAIF_CHANNEL_REG_STRIDE;
	unsigned int num_ch = admaif->soc_data->num_ch;
	unsigned int rx_base = admaif->soc_data->rx_base;
	unsigned int tx_base = admaif->soc_data->tx_base;
	unsigned int global_base = admaif->soc_data->global_base;
	unsigned int reg_max = admaif->soc_data->regmap_conf->max_register;
	unsigned int rx_max = rx_base + (num_ch * ch_stride);
	unsigned int tx_max = tx_base + (num_ch * ch_stride);

	if ((reg >= rx_base) && (reg < rx_max)) {
		reg = (reg - rx_base) % ch_stride;
		if ((reg == TEGRA_ADMAIF_XBAR_RX_ENABLE) ||
		    (reg == TEGRA_ADMAIF_XBAR_RX_FIFO_CTRL) ||
		    (reg == TEGRA_ADMAIF_XBAR_RX_SOFT_RESET) ||
		    (reg == TEGRA_ADMAIF_CHAN_ACIF_RX_CTRL))
			return true;
	} else if ((reg >= tx_base) && (reg < tx_max)) {
		reg = (reg - tx_base) % ch_stride;
		if ((reg == TEGRA_ADMAIF_XBAR_TX_ENABLE) ||
		    (reg == TEGRA_ADMAIF_XBAR_TX_FIFO_CTRL) ||
		    (reg == TEGRA_ADMAIF_XBAR_TX_SOFT_RESET) ||
		    (reg == TEGRA_ADMAIF_CHAN_ACIF_TX_CTRL))
			return true;
	} else if ((reg >= global_base) && (reg < reg_max)) {
		if (reg == (global_base + TEGRA_ADMAIF_GLOBAL_ENABLE))
			return true;
	}
	return false;
}

static bool tegra_admaif_rd_reg(struct device *dev, unsigned int reg)
{
	struct tegra_admaif *admaif = dev_get_drvdata(dev);
	unsigned int ch_stride = TEGRA_ADMAIF_CHANNEL_REG_STRIDE;
	unsigned int num_ch = admaif->soc_data->num_ch;
	unsigned int rx_base = admaif->soc_data->rx_base;
	unsigned int tx_base = admaif->soc_data->tx_base;
	unsigned int global_base = admaif->soc_data->global_base;
	unsigned int reg_max = admaif->soc_data->regmap_conf->max_register;
	unsigned int rx_max = rx_base + (num_ch * ch_stride);
	unsigned int tx_max = tx_base + (num_ch * ch_stride);

	if ((reg >= rx_base) && (reg < rx_max)) {
		reg = (reg - rx_base) % ch_stride;
		if ((reg == TEGRA_ADMAIF_XBAR_RX_ENABLE) ||
		    (reg == TEGRA_ADMAIF_XBAR_RX_STATUS) ||
		    (reg == TEGRA_ADMAIF_XBAR_RX_INT_STATUS) ||
		    (reg == TEGRA_ADMAIF_XBAR_RX_FIFO_CTRL) ||
		    (reg == TEGRA_ADMAIF_XBAR_RX_SOFT_RESET) ||
		    (reg == TEGRA_ADMAIF_CHAN_ACIF_RX_CTRL))
			return true;
	} else if ((reg >= tx_base) && (reg < tx_max)) {
		reg = (reg - tx_base) % ch_stride;
		if ((reg == TEGRA_ADMAIF_XBAR_TX_ENABLE) ||
		    (reg == TEGRA_ADMAIF_XBAR_TX_STATUS) ||
		    (reg == TEGRA_ADMAIF_XBAR_TX_INT_STATUS) ||
		    (reg == TEGRA_ADMAIF_XBAR_TX_FIFO_CTRL) ||
		    (reg == TEGRA_ADMAIF_XBAR_TX_SOFT_RESET) ||
		    (reg == TEGRA_ADMAIF_CHAN_ACIF_TX_CTRL))
			return true;
	} else if ((reg >= global_base) && (reg < reg_max)) {
		if ((reg == (global_base + TEGRA_ADMAIF_GLOBAL_ENABLE)) ||
		    (reg == (global_base + TEGRA_ADMAIF_GLOBAL_CG_0)) ||
		    (reg == (global_base + TEGRA_ADMAIF_GLOBAL_STATUS)) ||
		    (reg == (global_base +
				TEGRA_ADMAIF_GLOBAL_RX_ENABLE_STATUS)) ||
		    (reg == (global_base +
				TEGRA_ADMAIF_GLOBAL_TX_ENABLE_STATUS)))
			return true;
	}
	return false;
}

static bool tegra_admaif_volatile_reg(struct device *dev, unsigned int reg)
{
	struct tegra_admaif *admaif = dev_get_drvdata(dev);
	unsigned int ch_stride = TEGRA_ADMAIF_CHANNEL_REG_STRIDE;
	unsigned int num_ch = admaif->soc_data->num_ch;
	unsigned int rx_base = admaif->soc_data->rx_base;
	unsigned int tx_base = admaif->soc_data->tx_base;
	unsigned int global_base = admaif->soc_data->global_base;
	unsigned int reg_max = admaif->soc_data->regmap_conf->max_register;
	unsigned int rx_max = rx_base + (num_ch * ch_stride);
	unsigned int tx_max = tx_base + (num_ch * ch_stride);

	if ((reg >= rx_base) && (reg < rx_max)) {
		reg = (reg - rx_base) % ch_stride;
		if ((reg == TEGRA_ADMAIF_XBAR_RX_ENABLE) ||
		    (reg == TEGRA_ADMAIF_XBAR_RX_STATUS) ||
		    (reg == TEGRA_ADMAIF_XBAR_RX_INT_STATUS) ||
		    (reg == TEGRA_ADMAIF_XBAR_RX_SOFT_RESET))
			return true;
	} else if ((reg >= tx_base) && (reg < tx_max)) {
		reg = (reg - tx_base) % ch_stride;
		if ((reg == TEGRA_ADMAIF_XBAR_TX_ENABLE) ||
		    (reg == TEGRA_ADMAIF_XBAR_TX_STATUS) ||
		    (reg == TEGRA_ADMAIF_XBAR_TX_INT_STATUS) ||
		    (reg == TEGRA_ADMAIF_XBAR_TX_SOFT_RESET))
			return true;
	} else if ((reg >= global_base) && (reg < reg_max)) {
		if ((reg == (global_base + TEGRA_ADMAIF_GLOBAL_STATUS)) ||
		    (reg == (global_base +
				TEGRA_ADMAIF_GLOBAL_RX_ENABLE_STATUS)) ||
		    (reg == (global_base +
				TEGRA_ADMAIF_GLOBAL_TX_ENABLE_STATUS)))
			return true;
	}
	return false;
}

static const struct regmap_config tegra210_admaif_regmap_config = {
	.reg_bits = 32,
	.reg_stride = 4,
	.val_bits = 32,
	.max_register = TEGRA210_ADMAIF_LAST_REG,
	.writeable_reg = tegra_admaif_wr_reg,
	.readable_reg = tegra_admaif_rd_reg,
	.volatile_reg = tegra_admaif_volatile_reg,
	.reg_defaults = tegra210_admaif_reg_defaults,
	.num_reg_defaults = TEGRA210_ADMAIF_CHANNEL_COUNT * 6 + 1,
	.cache_type = REGCACHE_FLAT,
};

static const struct regmap_config tegra186_admaif_regmap_config = {
	.reg_bits = 32,
	.reg_stride = 4,
	.val_bits = 32,
	.max_register = TEGRA186_ADMAIF_LAST_REG,
	.writeable_reg = tegra_admaif_wr_reg,
	.readable_reg = tegra_admaif_rd_reg,
	.volatile_reg = tegra_admaif_volatile_reg,
	.reg_defaults = tegra186_admaif_reg_defaults,
	.num_reg_defaults = TEGRA186_ADMAIF_CHANNEL_COUNT * 6 + 1,
	.cache_type = REGCACHE_FLAT,
};

static int tegra_admaif_sw_reset(struct snd_soc_dai *dai,
				int direction, int timeout)
{
	struct tegra_admaif *admaif = snd_soc_dai_get_drvdata(dai);
	unsigned int sw_reset_reg, val;
	int wait = timeout;

	if (direction == SNDRV_PCM_STREAM_PLAYBACK) {
		sw_reset_reg = admaif->soc_data->tx_base +
			TEGRA_ADMAIF_XBAR_TX_SOFT_RESET +
			(dai->id * TEGRA_ADMAIF_CHANNEL_REG_STRIDE);
	} else {
		sw_reset_reg = TEGRA_ADMAIF_XBAR_RX_SOFT_RESET +
			(dai->id * TEGRA_ADMAIF_CHANNEL_REG_STRIDE);
	}

	regmap_update_bits(admaif->regmap, sw_reset_reg, 1, 1);

	do {
		regmap_read(admaif->regmap, sw_reset_reg, &val);
		wait--;
		if (!wait)
			return -EINVAL;
	} while (val & 0x00000001);

	return 0;
}

static int tegra_admaif_get_status(struct snd_soc_dai *dai,
				int direction)
{
	struct tegra_admaif *admaif = snd_soc_dai_get_drvdata(dai);
	unsigned int status_reg, val;

	if (direction == SNDRV_PCM_STREAM_PLAYBACK) {
		status_reg = admaif->soc_data->tx_base +
			TEGRA_ADMAIF_XBAR_TX_STATUS +
			(dai->id * TEGRA_ADMAIF_CHANNEL_REG_STRIDE);
	} else {
		status_reg = TEGRA_ADMAIF_XBAR_RX_STATUS +
			(dai->id * TEGRA_ADMAIF_CHANNEL_REG_STRIDE);
	}
	regmap_read(admaif->regmap, status_reg, &val);
	val = (val & 0x00000001);

	return val;
}

static int tegra_admaif_runtime_suspend(struct device *dev)
{
	struct tegra_admaif *admaif = dev_get_drvdata(dev);

	regcache_cache_only(admaif->regmap, true);
	regcache_mark_dirty(admaif->regmap);

	return 0;
}

static int tegra_admaif_runtime_resume(struct device *dev)
{
	struct tegra_admaif *admaif = dev_get_drvdata(dev);

	regcache_cache_only(admaif->regmap, false);
	if (!admaif->is_shutdown)
		regcache_sync(admaif->regmap);

	return 0;
}

static int tegra_admaif_set_pack_mode(struct regmap *map, unsigned int reg,
					int valid_bit)
{
	switch (valid_bit) {
	case DATA_8BIT:
		regmap_update_bits(map, reg,
			TEGRA_ADMAIF_CHAN_ACIF_CTRL_PACK8_EN_MASK,
			TEGRA_ADMAIF_CHAN_ACIF_CTRL_PACK8_EN);
		regmap_update_bits(map, reg,
			TEGRA_ADMAIF_CHAN_ACIF_CTRL_PACK16_EN_MASK,
			0);
		break;
	case DATA_16BIT:
		regmap_update_bits(map, reg,
			TEGRA_ADMAIF_CHAN_ACIF_CTRL_PACK16_EN_MASK,
			TEGRA_ADMAIF_CHAN_ACIF_CTRL_PACK16_EN);
		regmap_update_bits(map, reg,
			TEGRA_ADMAIF_CHAN_ACIF_CTRL_PACK8_EN_MASK,
			0);
		break;
	case DATA_32BIT:
		regmap_update_bits(map, reg,
			TEGRA_ADMAIF_CHAN_ACIF_CTRL_PACK16_EN_MASK,
			0);
		regmap_update_bits(map, reg,
			TEGRA_ADMAIF_CHAN_ACIF_CTRL_PACK8_EN_MASK,
			0);
		break;
	default:
		return -EINVAL;
	}

	return 0;
}

static int tegra_admaif_prepare(struct snd_pcm_substream *substream,
				struct snd_soc_dai *dai)
{
	struct tegra_admaif *admaif = snd_soc_dai_get_drvdata(dai);

	if (admaif->soc_data->is_isomgr_client)
		tegra_isomgr_adma_setbw(substream, true);

	return 0;
}

static int tegra_admaif_startup(struct snd_pcm_substream *substream,
				struct snd_soc_dai *dai)
{
	struct tegra_admaif *admaif = snd_soc_dai_get_drvdata(dai);

	if (admaif->is_shutdown)
		return -ENODEV;

	return 0;
}

static void tegra_admaif_shutdown(struct snd_pcm_substream *substream,
				struct snd_soc_dai *dai)
{
	struct tegra_admaif *admaif = snd_soc_dai_get_drvdata(dai);

	if (admaif->soc_data->is_isomgr_client)
		tegra_isomgr_adma_setbw(substream, false);
}

static int tegra_admaif_hw_params(struct snd_pcm_substream *substream,
				 struct snd_pcm_hw_params *params,
				 struct snd_soc_dai *dai)
{
	struct device *dev = dai->dev;
	struct tegra_admaif *admaif = snd_soc_dai_get_drvdata(dai);
	struct tegra210_xbar_cif_conf cif_conf;
	unsigned int reg;
	int valid_bit, channels;

	memset(&cif_conf, 0, sizeof(struct tegra210_xbar_cif_conf));

	switch (params_format(params)) {
	case SNDRV_PCM_FORMAT_S8:
		cif_conf.audio_bits = TEGRA210_AUDIOCIF_BITS_8;
		cif_conf.client_bits = TEGRA210_AUDIOCIF_BITS_8;
		valid_bit = DATA_8BIT;
		break;
	case SNDRV_PCM_FORMAT_S16_LE:
		cif_conf.audio_bits = TEGRA210_AUDIOCIF_BITS_16;
		cif_conf.client_bits = TEGRA210_AUDIOCIF_BITS_16;
		valid_bit = DATA_16BIT;
		break;
	case SNDRV_PCM_FORMAT_S24_LE:
		cif_conf.audio_bits = TEGRA210_AUDIOCIF_BITS_24;
		cif_conf.client_bits = TEGRA210_AUDIOCIF_BITS_24;
		valid_bit = DATA_32BIT;
		break;
	case SNDRV_PCM_FORMAT_S32_LE:
		cif_conf.audio_bits = TEGRA210_AUDIOCIF_BITS_32;
		cif_conf.client_bits = TEGRA210_AUDIOCIF_BITS_32;
		valid_bit  = DATA_32BIT;
		break;
	default:
		dev_err(dev, "Wrong format!\n");
		return -EINVAL;
	}

	channels = params_channels(params);
	cif_conf.client_channels = channels;
	cif_conf.audio_channels = channels;

	if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
		reg = admaif->soc_data->tx_base +
			TEGRA_ADMAIF_CHAN_ACIF_TX_CTRL +
			(dai->id * TEGRA_ADMAIF_CHANNEL_REG_STRIDE);
		/* For playback path, if client channel is 1 and mono to
		 * stereo control was non-zero, then audio channels will be
		 * set to 2 for mono to stereo conversion.
		 */
		if ((admaif->tx_mono_to_stereo[dai->id] > 0) &&
						(channels == 1)) {
			cif_conf.mono_conv =
				admaif->tx_mono_to_stereo[dai->id] - 1;
			cif_conf.audio_channels = 2;
		}
	} else {
		reg = TEGRA_ADMAIF_CHAN_ACIF_RX_CTRL +
			(dai->id * TEGRA_ADMAIF_CHANNEL_REG_STRIDE);

		/* The override channels are needed only for capture path as
		 * the audio and client channels can be different on RX path.
		 */
		if (admaif->override_channels[dai->id] > 0) {
			cif_conf.audio_channels =
					admaif->override_channels[dai->id];
		}

		/* For capture path, if client channel is 1 and audio channel
		 * is 2, only then stereo to mono settings will take effect.
		 */
		if ((admaif->rx_stereo_to_mono[dai->id] > 0) &&
			(cif_conf.audio_channels == 2) && (channels == 1)) {
			cif_conf.stereo_conv =
				admaif->rx_stereo_to_mono[dai->id] - 1;
		}
	}

	tegra_admaif_set_pack_mode(admaif->regmap, reg, valid_bit);
	tegra210_xbar_set_cif(admaif->regmap, reg, &cif_conf);

	return 0;
}

static void tegra_admaif_start_playback(struct snd_soc_dai *dai)
{
	struct tegra_admaif *admaif = snd_soc_dai_get_drvdata(dai);
	unsigned int reg;

	reg = admaif->soc_data->tx_base +
		TEGRA_ADMAIF_XBAR_TX_ENABLE +
		(dai->id * TEGRA_ADMAIF_CHANNEL_REG_STRIDE);
	regmap_update_bits(admaif->regmap, reg,
				TEGRA_ADMAIF_XBAR_TX_ENABLE_MASK,
				TEGRA_ADMAIF_XBAR_TX_EN);
}

static void tegra_admaif_stop_playback(struct snd_soc_dai *dai)
{
	struct device *dev = dai->dev;
	struct tegra_admaif *admaif = snd_soc_dai_get_drvdata(dai);
	unsigned int reg;
	int dcnt = 10, ret;

	reg = admaif->soc_data->tx_base +
		TEGRA_ADMAIF_XBAR_TX_ENABLE +
		(dai->id * TEGRA_ADMAIF_CHANNEL_REG_STRIDE);
	regmap_update_bits(admaif->regmap, reg,
				TEGRA_ADMAIF_XBAR_TX_ENABLE_MASK,
				0);

	/* wait until ADMAIF TX status is disabled */
	while (tegra_admaif_get_status(dai, SNDRV_PCM_STREAM_PLAYBACK) &&
			dcnt--)
		udelay(100);

	/* HW needs sw reset to make sure previous transaction be clean */
	ret = tegra_admaif_sw_reset(dai, SNDRV_PCM_STREAM_PLAYBACK, 0xffff);
	if (ret)
		dev_err(dev, "Failed at ADMAIF%d_TX sw reset\n", dai->id);
}

static void tegra_admaif_start_capture(struct snd_soc_dai *dai)
{
	struct tegra_admaif *admaif = snd_soc_dai_get_drvdata(dai);
	unsigned int reg;

	reg = TEGRA_ADMAIF_XBAR_RX_ENABLE +
		(dai->id * TEGRA_ADMAIF_CHANNEL_REG_STRIDE);
	regmap_update_bits(admaif->regmap, reg,
				TEGRA_ADMAIF_XBAR_RX_ENABLE_MASK,
				TEGRA_ADMAIF_XBAR_RX_EN);
}

static void tegra_admaif_stop_capture(struct snd_soc_dai *dai)
{
	struct device *dev = dai->dev;
	struct tegra_admaif *admaif = snd_soc_dai_get_drvdata(dai);
	unsigned int reg;
	int dcnt = 10, ret;

	reg = TEGRA_ADMAIF_XBAR_RX_ENABLE +
		(dai->id * TEGRA_ADMAIF_CHANNEL_REG_STRIDE);
	regmap_update_bits(admaif->regmap, reg,
				TEGRA_ADMAIF_XBAR_RX_ENABLE_MASK,
				0);

	/* wait until ADMAIF RX status is disabled */
	while (tegra_admaif_get_status(dai, SNDRV_PCM_STREAM_CAPTURE) &&
			dcnt--)
		udelay(100);

	/* HW needs sw reset to make sure previous transaction be clean */
	ret = tegra_admaif_sw_reset(dai, SNDRV_PCM_STREAM_CAPTURE, 0xffff);
	if (ret)
		dev_err(dev, "Failed at ADMAIF%d_RX sw reset\n", dai->id);
}

static int tegra_admaif_trigger(struct snd_pcm_substream *substream, int cmd,
				 struct snd_soc_dai *dai)
{
	switch (cmd) {
	case SNDRV_PCM_TRIGGER_START:
	case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
	case SNDRV_PCM_TRIGGER_RESUME:
		if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
			tegra_admaif_start_playback(dai);
		else
			tegra_admaif_start_capture(dai);
		break;
	case SNDRV_PCM_TRIGGER_STOP:
	case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
	case SNDRV_PCM_TRIGGER_SUSPEND:
		if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
			tegra_admaif_stop_playback(dai);
		else
			tegra_admaif_stop_capture(dai);
		break;
	default:
		return -EINVAL;
	}

	return 0;
}

static struct snd_soc_dai_ops tegra_admaif_dai_ops = {
	.hw_params	= tegra_admaif_hw_params,
	.trigger	= tegra_admaif_trigger,
	.startup	= tegra_admaif_startup,
	.shutdown	= tegra_admaif_shutdown,
	.prepare	= tegra_admaif_prepare,
};

static int tegra_admaif_get_format(struct snd_kcontrol *kcontrol,
					 struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
	struct soc_mixer_control *mc =
		(struct soc_mixer_control *)kcontrol->private_value;
	struct tegra_admaif *admaif = snd_soc_codec_get_drvdata(codec);
	int i;
	char buf[50];

	if (strstr(kcontrol->id.name, "Channels"))
		ucontrol->value.integer.value[0] =
				admaif->override_channels[mc->reg];
	else {
		for (i = 0 ; i < admaif->soc_data->num_ch; i++) {
			snprintf(buf, 50, "ADMAIF%d Capture stereo to mono", i+1);
			if (strstr(kcontrol->id.name, buf)) {
				ucontrol->value.integer.value[0] =
					admaif->rx_stereo_to_mono[i];
				break;
			}
			snprintf(buf, 50, "ADMAIF%d Playback mono to stereo", i+1);
			if (strstr(kcontrol->id.name, buf)) {
				ucontrol->value.integer.value[0] =
					admaif->tx_mono_to_stereo[i];
				break;
			}
		}
	}

	return 0;
}

static int tegra_admaif_put_format(struct snd_kcontrol *kcontrol,
					 struct snd_ctl_elem_value *ucontrol)
{
	struct soc_mixer_control *mc =
		(struct soc_mixer_control *)kcontrol->private_value;
	struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
	struct tegra_admaif *admaif = snd_soc_codec_get_drvdata(codec);
	int value = ucontrol->value.integer.value[0];
	int i;
	char buf[50];

	if (strstr(kcontrol->id.name, "Channels")) {
		if (value >= 0 && value <= 16)
			admaif->override_channels[mc->reg] = value;
		else
			return -EINVAL;
	} else {
		for (i = 0 ; i < admaif->soc_data->num_ch; i++) {
			snprintf(buf, 50, "ADMAIF%d Capture stereo to mono", i+1);
			if (strstr(kcontrol->id.name, buf)) {
				admaif->rx_stereo_to_mono[i] = value;
				break;
			}
			snprintf(buf, 50, "ADMAIF%d Playback mono to stereo", i+1);
			if (strstr(kcontrol->id.name, buf)) {
				admaif->tx_mono_to_stereo[i] = value;
				break;
			}
		}
	}

	return 0;
}

static void tegra_admaif_reg_dump(struct tegra_admaif *admaif)
{
	int i, stride;
	int ret;
	int tx_offset = admaif->soc_data->tx_base;

	ret = pm_runtime_get_sync(admaif->dev->parent);
	if (ret < 0) {
		dev_err(admaif->dev, "parent get_sync failed: %d\n", ret);
		return;
	}

	pr_info("=========ADMAIF reg dump=========\n");

	for (i = 0; i < admaif->soc_data->num_ch; i++) {
		stride = (i * TEGRA_ADMAIF_CHANNEL_REG_STRIDE);
		pr_info("RX%d_Enable	= %#x\n", i+1,
			readl(admaif->base_addr +
				TEGRA_ADMAIF_XBAR_RX_ENABLE + stride));
		pr_info("RX%d_STATUS	= %#x\n", i+1,
			readl(admaif->base_addr +
				TEGRA_ADMAIF_XBAR_RX_STATUS + stride));
		pr_info("RX%d_CIF_CTRL	= %#x\n", i+1,
			readl(admaif->base_addr +
				TEGRA_ADMAIF_CHAN_ACIF_RX_CTRL + stride));
		pr_info("RX%d_FIFO_CTRL	= %#x\n", i+1,
			readl(admaif->base_addr +
				TEGRA_ADMAIF_XBAR_RX_FIFO_CTRL + stride));
		pr_info("TX%d_Enable	= %#x\n", i+1,
			readl(admaif->base_addr + tx_offset +
				TEGRA_ADMAIF_XBAR_TX_ENABLE + stride));
		pr_info("TX%d_STATUS	= %#x\n", i+1,
			readl(admaif->base_addr + tx_offset +
				TEGRA_ADMAIF_XBAR_TX_STATUS + stride));
		pr_info("TX%d_CIF_CTRL	= %#x\n", i+1,
			readl(admaif->base_addr + tx_offset +
				TEGRA_ADMAIF_CHAN_ACIF_TX_CTRL + stride));
		pr_info("TX%d_FIFO_CTRL	= %#x\n", i+1,
			readl(admaif->base_addr + tx_offset +
				TEGRA_ADMAIF_XBAR_TX_FIFO_CTRL + stride));
	}
	pm_runtime_put_sync(admaif->dev->parent);
}
static int tegra210_ape_dump_reg_get(struct snd_kcontrol *kcontrol,
					struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
	struct tegra_admaif *admaif = snd_soc_codec_get_drvdata(codec);

	ucontrol->value.integer.value[0] = admaif->reg_dump_flag;

	return 0;
}

static int tegra210_ape_dump_reg_put(struct snd_kcontrol *kcontrol,
					struct snd_ctl_elem_value *ucontrol)
{
	struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol);
	struct tegra_admaif *admaif = snd_soc_codec_get_drvdata(codec);

	admaif->reg_dump_flag = ucontrol->value.integer.value[0];

	if (admaif->reg_dump_flag) {
#if IS_ENABLED(CONFIG_TEGRA210_ADMA)
		tegra_adma_dump_ch_reg();
#endif
		tegra_admaif_reg_dump(admaif);
	}

	return 0;
}

static int tegra_admaif_dai_probe(struct snd_soc_dai *dai)
{
	struct tegra_admaif *admaif = snd_soc_dai_get_drvdata(dai);

	dai->capture_dma_data = &admaif->capture_dma_data[dai->id];
	dai->playback_dma_data = &admaif->playback_dma_data[dai->id];

	return 0;
}

#define ADMAIF_DAI(id)							\
	{							\
		.name = "ADMAIF" #id,				\
		.probe = tegra_admaif_dai_probe,		\
		.playback = {					\
			.stream_name = "Playback " #id,		\
			.channels_min = 1,			\
			.channels_max = 16,			\
			.rates = SNDRV_PCM_RATE_8000_192000,	\
			.formats = SNDRV_PCM_FMTBIT_S8 |	\
				SNDRV_PCM_FMTBIT_S16_LE |	\
				SNDRV_PCM_FMTBIT_S24_LE |	\
				SNDRV_PCM_FMTBIT_S32_LE,	\
		},						\
		.capture = {					\
			.stream_name = "Capture " #id,		\
			.channels_min = 1,			\
			.channels_max = 16,			\
			.rates = SNDRV_PCM_RATE_8000_192000,		\
			.formats = SNDRV_PCM_FMTBIT_S8 |		\
				SNDRV_PCM_FMTBIT_S16_LE |		\
				SNDRV_PCM_FMTBIT_S24_LE |		\
				SNDRV_PCM_FMTBIT_S32_LE,		\
		},						\
		.ops = &tegra_admaif_dai_ops,			\
	}

static struct snd_soc_dai_driver tegra_admaif_dais[] = {
	ADMAIF_DAI(1),
	ADMAIF_DAI(2),
	ADMAIF_DAI(3),
	ADMAIF_DAI(4),
	ADMAIF_DAI(5),
	ADMAIF_DAI(6),
	ADMAIF_DAI(7),
	ADMAIF_DAI(8),
	ADMAIF_DAI(9),
	ADMAIF_DAI(10),
	ADMAIF_DAI(11),
	ADMAIF_DAI(12),
	ADMAIF_DAI(13),
	ADMAIF_DAI(14),
	ADMAIF_DAI(15),
	ADMAIF_DAI(16),
	ADMAIF_DAI(17),
	ADMAIF_DAI(18),
	ADMAIF_DAI(19),
	ADMAIF_DAI(20),
};

#define ADMAIF_CODEC_FIFO_DAI(id)					\
	{								\
		.name = "ADMAIF" #id " FIFO",				\
		.playback = {						\
			.stream_name = "ADMAIF" #id " FIFO Transmit",	\
			.channels_min = 1,				\
			.channels_max = 16,				\
			.rates = SNDRV_PCM_RATE_8000_192000,		\
			.formats = SNDRV_PCM_FMTBIT_S8 |		\
				SNDRV_PCM_FMTBIT_S16_LE |		\
				SNDRV_PCM_FMTBIT_S24_LE |		\
				SNDRV_PCM_FMTBIT_S32_LE,		\
		},							\
		.capture = {						\
			.stream_name = "ADMAIF" #id " FIFO Receive",	\
			.channels_min = 1,				\
			.channels_max = 16,				\
			.rates = SNDRV_PCM_RATE_8000_192000,		\
			.formats = SNDRV_PCM_FMTBIT_S8 |		\
				SNDRV_PCM_FMTBIT_S16_LE |		\
				SNDRV_PCM_FMTBIT_S24_LE |		\
				SNDRV_PCM_FMTBIT_S32_LE,		\
		},							\
		.ops = &tegra_admaif_dai_ops,			\
	}

#define ADMAIF_CODEC_CIF_DAI(id)					\
	{								\
		.name = "ADMAIF" #id " CIF",				\
		.playback = {						\
			.stream_name = "ADMAIF" #id " CIF Transmit",	\
			.channels_min = 1,				\
			.channels_max = 16,				\
			.rates = SNDRV_PCM_RATE_8000_192000,		\
			.formats = SNDRV_PCM_FMTBIT_S8 |		\
				SNDRV_PCM_FMTBIT_S16_LE |		\
				SNDRV_PCM_FMTBIT_S24_LE |		\
				SNDRV_PCM_FMTBIT_S32_LE,		\
		},							\
		.capture = {						\
			.stream_name = "ADMAIF" #id " CIF Receive",	\
			.channels_min = 1,				\
			.channels_max = 16,				\
			.rates = SNDRV_PCM_RATE_8000_192000,		\
			.formats = SNDRV_PCM_FMTBIT_S8 |		\
				SNDRV_PCM_FMTBIT_S16_LE |		\
				SNDRV_PCM_FMTBIT_S24_LE |		\
				SNDRV_PCM_FMTBIT_S32_LE,		\
		},							\
	}

static struct snd_soc_dai_driver tegra210_admaif_codec_dais[] = {
	ADMAIF_CODEC_FIFO_DAI(1),
	ADMAIF_CODEC_FIFO_DAI(2),
	ADMAIF_CODEC_FIFO_DAI(3),
	ADMAIF_CODEC_FIFO_DAI(4),
	ADMAIF_CODEC_FIFO_DAI(5),
	ADMAIF_CODEC_FIFO_DAI(6),
	ADMAIF_CODEC_FIFO_DAI(7),
	ADMAIF_CODEC_FIFO_DAI(8),
	ADMAIF_CODEC_FIFO_DAI(9),
	ADMAIF_CODEC_FIFO_DAI(10),
	ADMAIF_CODEC_CIF_DAI(1),
	ADMAIF_CODEC_CIF_DAI(2),
	ADMAIF_CODEC_CIF_DAI(3),
	ADMAIF_CODEC_CIF_DAI(4),
	ADMAIF_CODEC_CIF_DAI(5),
	ADMAIF_CODEC_CIF_DAI(6),
	ADMAIF_CODEC_CIF_DAI(7),
	ADMAIF_CODEC_CIF_DAI(8),
	ADMAIF_CODEC_CIF_DAI(9),
	ADMAIF_CODEC_CIF_DAI(10),
};

static struct snd_soc_dai_driver tegra186_admaif_codec_dais[] = {
	ADMAIF_CODEC_FIFO_DAI(1),
	ADMAIF_CODEC_FIFO_DAI(2),
	ADMAIF_CODEC_FIFO_DAI(3),
	ADMAIF_CODEC_FIFO_DAI(4),
	ADMAIF_CODEC_FIFO_DAI(5),
	ADMAIF_CODEC_FIFO_DAI(6),
	ADMAIF_CODEC_FIFO_DAI(7),
	ADMAIF_CODEC_FIFO_DAI(8),
	ADMAIF_CODEC_FIFO_DAI(9),
	ADMAIF_CODEC_FIFO_DAI(10),
	ADMAIF_CODEC_FIFO_DAI(11),
	ADMAIF_CODEC_FIFO_DAI(12),
	ADMAIF_CODEC_FIFO_DAI(13),
	ADMAIF_CODEC_FIFO_DAI(14),
	ADMAIF_CODEC_FIFO_DAI(15),
	ADMAIF_CODEC_FIFO_DAI(16),
	ADMAIF_CODEC_FIFO_DAI(17),
	ADMAIF_CODEC_FIFO_DAI(18),
	ADMAIF_CODEC_FIFO_DAI(19),
	ADMAIF_CODEC_FIFO_DAI(20),
	ADMAIF_CODEC_CIF_DAI(1),
	ADMAIF_CODEC_CIF_DAI(2),
	ADMAIF_CODEC_CIF_DAI(3),
	ADMAIF_CODEC_CIF_DAI(4),
	ADMAIF_CODEC_CIF_DAI(5),
	ADMAIF_CODEC_CIF_DAI(6),
	ADMAIF_CODEC_CIF_DAI(7),
	ADMAIF_CODEC_CIF_DAI(8),
	ADMAIF_CODEC_CIF_DAI(9),
	ADMAIF_CODEC_CIF_DAI(10),
	ADMAIF_CODEC_CIF_DAI(11),
	ADMAIF_CODEC_CIF_DAI(12),
	ADMAIF_CODEC_CIF_DAI(13),
	ADMAIF_CODEC_CIF_DAI(14),
	ADMAIF_CODEC_CIF_DAI(15),
	ADMAIF_CODEC_CIF_DAI(16),
	ADMAIF_CODEC_CIF_DAI(17),
	ADMAIF_CODEC_CIF_DAI(18),
	ADMAIF_CODEC_CIF_DAI(19),
	ADMAIF_CODEC_CIF_DAI(20),
};

#define ADMAIF_WIDGETS(id)					\
	SND_SOC_DAPM_AIF_IN("ADMAIF" #id " FIFO RX", NULL, 0,	\
		SND_SOC_NOPM, 0, 0),				\
	SND_SOC_DAPM_AIF_OUT("ADMAIF" #id " FIFO TX", NULL, 0,	\
		SND_SOC_NOPM, 0, 0),				\
	SND_SOC_DAPM_AIF_IN("ADMAIF" #id " CIF RX", NULL, 0,	\
		SND_SOC_NOPM, 0, 0),				\
	SND_SOC_DAPM_AIF_OUT("ADMAIF" #id " CIF TX", NULL, 0,	\
		SND_SOC_NOPM, 0, 0)

static const struct snd_soc_dapm_widget tegra_admaif_widgets[] = {
	ADMAIF_WIDGETS(1),
	ADMAIF_WIDGETS(2),
	ADMAIF_WIDGETS(3),
	ADMAIF_WIDGETS(4),
	ADMAIF_WIDGETS(5),
	ADMAIF_WIDGETS(6),
	ADMAIF_WIDGETS(7),
	ADMAIF_WIDGETS(8),
	ADMAIF_WIDGETS(9),
	ADMAIF_WIDGETS(10),
	ADMAIF_WIDGETS(11),
	ADMAIF_WIDGETS(12),
	ADMAIF_WIDGETS(13),
	ADMAIF_WIDGETS(14),
	ADMAIF_WIDGETS(15),
	ADMAIF_WIDGETS(16),
	ADMAIF_WIDGETS(17),
	ADMAIF_WIDGETS(18),
	ADMAIF_WIDGETS(19),
	ADMAIF_WIDGETS(20)
};

#define ADMAIF_ROUTES(id)						\
	{ "ADMAIF" #id " FIFO RX",      NULL, "ADMAIF" #id " FIFO Transmit" }, \
	{ "ADMAIF" #id " CIF TX",       NULL, "ADMAIF" #id " FIFO RX" },\
	{ "ADMAIF" #id " CIF Receive",  NULL, "ADMAIF" #id " CIF TX" }, \
	{ "ADMAIF" #id " CIF RX",       NULL, "ADMAIF" #id " CIF Transmit" },  \
	{ "ADMAIF" #id " FIFO TX",      NULL, "ADMAIF" #id " CIF RX" }, \
	{ "ADMAIF" #id " FIFO Receive", NULL, "ADMAIF" #id " FIFO TX" } \

static const struct snd_soc_dapm_route tegra_admaif_routes[] = {
	ADMAIF_ROUTES(1),
	ADMAIF_ROUTES(2),
	ADMAIF_ROUTES(3),
	ADMAIF_ROUTES(4),
	ADMAIF_ROUTES(5),
	ADMAIF_ROUTES(6),
	ADMAIF_ROUTES(7),
	ADMAIF_ROUTES(8),
	ADMAIF_ROUTES(9),
	ADMAIF_ROUTES(10),
	ADMAIF_ROUTES(11),
	ADMAIF_ROUTES(12),
	ADMAIF_ROUTES(13),
	ADMAIF_ROUTES(14),
	ADMAIF_ROUTES(15),
	ADMAIF_ROUTES(16),
	ADMAIF_ROUTES(17),
	ADMAIF_ROUTES(18),
	ADMAIF_ROUTES(19),
	ADMAIF_ROUTES(20)
};

static const char * const tegra_admaif_stereo_conv_text[] = {
	"None", "CH0", "CH1", "AVG",
};

static const char * const tegra_admaif_mono_conv_text[] = {
	"None", "ZERO", "COPY",
};

static const struct soc_enum tegra_admaif_mono_conv_enum =
	SOC_ENUM_SINGLE(SND_SOC_NOPM, 0,
		ARRAY_SIZE(tegra_admaif_mono_conv_text),
		tegra_admaif_mono_conv_text);

static const struct soc_enum tegra_admaif_stereo_conv_enum =
	SOC_ENUM_SINGLE(SND_SOC_NOPM, 0,
		ARRAY_SIZE(tegra_admaif_stereo_conv_text),
		tegra_admaif_stereo_conv_text);

#define TEGRA_ADMAIF_CHANNEL_CTRL(reg) \
	SOC_SINGLE_EXT("ADMAIF" #reg " Channels", reg - 1, 0, 16, 0, \
		tegra_admaif_get_format, tegra_admaif_put_format)

#define TEGRA_ADMAIF_TX_CIF_CTRL(reg) \
	SOC_ENUM_EXT("ADMAIF" #reg " Playback mono to stereo conv", \
		 tegra_admaif_mono_conv_enum, tegra_admaif_get_format, \
		 tegra_admaif_put_format)

#define TEGRA_ADMAIF_RX_CIF_CTRL(reg) \
	SOC_ENUM_EXT("ADMAIF" #reg " Capture stereo to mono conv", \
		 tegra_admaif_stereo_conv_enum, tegra_admaif_get_format, \
		 tegra_admaif_put_format)

static struct snd_kcontrol_new tegra210_admaif_controls[] = {
	TEGRA_ADMAIF_CHANNEL_CTRL(1),
	TEGRA_ADMAIF_CHANNEL_CTRL(2),
	TEGRA_ADMAIF_CHANNEL_CTRL(3),
	TEGRA_ADMAIF_CHANNEL_CTRL(4),
	TEGRA_ADMAIF_CHANNEL_CTRL(5),
	TEGRA_ADMAIF_CHANNEL_CTRL(6),
	TEGRA_ADMAIF_CHANNEL_CTRL(7),
	TEGRA_ADMAIF_CHANNEL_CTRL(8),
	TEGRA_ADMAIF_CHANNEL_CTRL(9),
	TEGRA_ADMAIF_CHANNEL_CTRL(10),
	TEGRA_ADMAIF_RX_CIF_CTRL(1),
	TEGRA_ADMAIF_RX_CIF_CTRL(2),
	TEGRA_ADMAIF_RX_CIF_CTRL(3),
	TEGRA_ADMAIF_RX_CIF_CTRL(4),
	TEGRA_ADMAIF_RX_CIF_CTRL(5),
	TEGRA_ADMAIF_RX_CIF_CTRL(6),
	TEGRA_ADMAIF_RX_CIF_CTRL(7),
	TEGRA_ADMAIF_RX_CIF_CTRL(8),
	TEGRA_ADMAIF_RX_CIF_CTRL(9),
	TEGRA_ADMAIF_RX_CIF_CTRL(10),
	TEGRA_ADMAIF_TX_CIF_CTRL(1),
	TEGRA_ADMAIF_TX_CIF_CTRL(2),
	TEGRA_ADMAIF_TX_CIF_CTRL(3),
	TEGRA_ADMAIF_TX_CIF_CTRL(4),
	TEGRA_ADMAIF_TX_CIF_CTRL(5),
	TEGRA_ADMAIF_TX_CIF_CTRL(6),
	TEGRA_ADMAIF_TX_CIF_CTRL(7),
	TEGRA_ADMAIF_TX_CIF_CTRL(8),
	TEGRA_ADMAIF_TX_CIF_CTRL(9),
	TEGRA_ADMAIF_TX_CIF_CTRL(10),
	SOC_SINGLE_EXT("APE Reg Dump", SND_SOC_NOPM, 0, 1, 0,
		tegra210_ape_dump_reg_get, tegra210_ape_dump_reg_put),
};

static struct snd_kcontrol_new tegra186_admaif_controls[] = {
	TEGRA_ADMAIF_CHANNEL_CTRL(1),
	TEGRA_ADMAIF_CHANNEL_CTRL(2),
	TEGRA_ADMAIF_CHANNEL_CTRL(3),
	TEGRA_ADMAIF_CHANNEL_CTRL(4),
	TEGRA_ADMAIF_CHANNEL_CTRL(5),
	TEGRA_ADMAIF_CHANNEL_CTRL(6),
	TEGRA_ADMAIF_CHANNEL_CTRL(7),
	TEGRA_ADMAIF_CHANNEL_CTRL(8),
	TEGRA_ADMAIF_CHANNEL_CTRL(9),
	TEGRA_ADMAIF_CHANNEL_CTRL(10),
	TEGRA_ADMAIF_CHANNEL_CTRL(11),
	TEGRA_ADMAIF_CHANNEL_CTRL(12),
	TEGRA_ADMAIF_CHANNEL_CTRL(13),
	TEGRA_ADMAIF_CHANNEL_CTRL(14),
	TEGRA_ADMAIF_CHANNEL_CTRL(15),
	TEGRA_ADMAIF_CHANNEL_CTRL(16),
	TEGRA_ADMAIF_CHANNEL_CTRL(17),
	TEGRA_ADMAIF_CHANNEL_CTRL(18),
	TEGRA_ADMAIF_CHANNEL_CTRL(19),
	TEGRA_ADMAIF_CHANNEL_CTRL(20),
	TEGRA_ADMAIF_RX_CIF_CTRL(1),
	TEGRA_ADMAIF_RX_CIF_CTRL(2),
	TEGRA_ADMAIF_RX_CIF_CTRL(3),
	TEGRA_ADMAIF_RX_CIF_CTRL(4),
	TEGRA_ADMAIF_RX_CIF_CTRL(5),
	TEGRA_ADMAIF_RX_CIF_CTRL(6),
	TEGRA_ADMAIF_RX_CIF_CTRL(7),
	TEGRA_ADMAIF_RX_CIF_CTRL(8),
	TEGRA_ADMAIF_RX_CIF_CTRL(9),
	TEGRA_ADMAIF_RX_CIF_CTRL(10),
	TEGRA_ADMAIF_RX_CIF_CTRL(11),
	TEGRA_ADMAIF_RX_CIF_CTRL(12),
	TEGRA_ADMAIF_RX_CIF_CTRL(13),
	TEGRA_ADMAIF_RX_CIF_CTRL(14),
	TEGRA_ADMAIF_RX_CIF_CTRL(15),
	TEGRA_ADMAIF_RX_CIF_CTRL(16),
	TEGRA_ADMAIF_RX_CIF_CTRL(17),
	TEGRA_ADMAIF_RX_CIF_CTRL(18),
	TEGRA_ADMAIF_RX_CIF_CTRL(19),
	TEGRA_ADMAIF_RX_CIF_CTRL(20),
	TEGRA_ADMAIF_TX_CIF_CTRL(1),
	TEGRA_ADMAIF_TX_CIF_CTRL(2),
	TEGRA_ADMAIF_TX_CIF_CTRL(3),
	TEGRA_ADMAIF_TX_CIF_CTRL(4),
	TEGRA_ADMAIF_TX_CIF_CTRL(5),
	TEGRA_ADMAIF_TX_CIF_CTRL(6),
	TEGRA_ADMAIF_TX_CIF_CTRL(7),
	TEGRA_ADMAIF_TX_CIF_CTRL(8),
	TEGRA_ADMAIF_TX_CIF_CTRL(9),
	TEGRA_ADMAIF_TX_CIF_CTRL(10),
	TEGRA_ADMAIF_TX_CIF_CTRL(11),
	TEGRA_ADMAIF_TX_CIF_CTRL(12),
	TEGRA_ADMAIF_TX_CIF_CTRL(13),
	TEGRA_ADMAIF_TX_CIF_CTRL(14),
	TEGRA_ADMAIF_TX_CIF_CTRL(15),
	TEGRA_ADMAIF_TX_CIF_CTRL(16),
	TEGRA_ADMAIF_TX_CIF_CTRL(17),
	TEGRA_ADMAIF_TX_CIF_CTRL(18),
	TEGRA_ADMAIF_TX_CIF_CTRL(19),
	TEGRA_ADMAIF_TX_CIF_CTRL(20),
	SOC_SINGLE_EXT("APE Reg Dump", SND_SOC_NOPM, 0, 1, 0,
		tegra210_ape_dump_reg_get, tegra210_ape_dump_reg_put),
};

static struct snd_soc_codec_driver tegra210_admaif_codec = {
	.idle_bias_off = 1,
	.component_driver = {
		.dapm_widgets = tegra_admaif_widgets,
		.num_dapm_widgets = TEGRA210_ADMAIF_CHANNEL_COUNT * 4,
		.dapm_routes = tegra_admaif_routes,
		.num_dapm_routes = TEGRA210_ADMAIF_CHANNEL_COUNT * 6,
		.controls = tegra210_admaif_controls,
		.num_controls = ARRAY_SIZE(tegra210_admaif_controls),
	},
};

static struct snd_soc_codec_driver tegra186_admaif_codec = {
	.idle_bias_off = 1,
	.component_driver = {
		.dapm_widgets = tegra_admaif_widgets,
		.num_dapm_widgets = TEGRA186_ADMAIF_CHANNEL_COUNT * 4,
		.dapm_routes = tegra_admaif_routes,
		.num_dapm_routes = TEGRA186_ADMAIF_CHANNEL_COUNT * 6,
		.controls = tegra186_admaif_controls,
		.num_controls = ARRAY_SIZE(tegra186_admaif_controls),
	},
};

static const struct snd_soc_component_driver tegra_admaif_dai_driver = {
	.name		= DRV_NAME,
};

static struct tegra_admaif_soc_data soc_data_tegra210 = {
	.num_ch = TEGRA210_ADMAIF_CHANNEL_COUNT,
	.admaif_codec = &tegra210_admaif_codec,
	.codec_dais = tegra210_admaif_codec_dais,
	.regmap_conf = &tegra210_admaif_regmap_config,
	.global_base = TEGRA210_ADMAIF_GLOBAL_BASE,
	.tx_base = TEGRA210_ADMAIF_XBAR_TX_BASE,
	.rx_base = TEGRA210_ADMAIF_XBAR_RX_BASE,
	.is_isomgr_client = false,
};

static struct tegra_admaif_soc_data soc_data_tegra186 = {
	.num_ch = TEGRA186_ADMAIF_CHANNEL_COUNT,
	.admaif_codec = &tegra186_admaif_codec,
	.codec_dais = tegra186_admaif_codec_dais,
	.regmap_conf = &tegra186_admaif_regmap_config,
	.global_base = TEGRA186_ADMAIF_GLOBAL_BASE,
	.tx_base = TEGRA186_ADMAIF_XBAR_TX_BASE,
	.rx_base = TEGRA186_ADMAIF_XBAR_RX_BASE,
	.is_isomgr_client = true,
};


static const struct of_device_id tegra_admaif_of_match[] = {
	{ .compatible = "nvidia,tegra210-admaif", .data = &soc_data_tegra210 },
	{ .compatible = "nvidia,tegra186-admaif", .data = &soc_data_tegra186 },
	{},
};

static int tegra_admaif_probe(struct platform_device *pdev)
{
	int ret, i;
	struct tegra_admaif *admaif;
	void __iomem *regs;
	struct resource *res;
	const struct of_device_id *match;
	unsigned int buffer_size;

	match = of_match_device(tegra_admaif_of_match, &pdev->dev);
	if (!match) {
		dev_err(&pdev->dev, "Error: No device match found\n");
		return -ENODEV;
	}

	admaif = devm_kzalloc(&pdev->dev, sizeof(*admaif), GFP_KERNEL);
	if (!admaif)
		return -ENOMEM;

	admaif->refcnt = 0;
	admaif->dev = &pdev->dev;
	admaif->soc_data = (struct tegra_admaif_soc_data *)match->data;
	admaif->is_shutdown = false;
	dev_set_drvdata(&pdev->dev, admaif);

	admaif->capture_dma_data = devm_kzalloc(&pdev->dev,
			sizeof(struct tegra_alt_pcm_dma_params) *
				admaif->soc_data->num_ch,
			GFP_KERNEL);
	if (!admaif->capture_dma_data)
		return -ENOMEM;

	admaif->playback_dma_data = devm_kzalloc(&pdev->dev,
			sizeof(struct tegra_alt_pcm_dma_params) *
				admaif->soc_data->num_ch,
			GFP_KERNEL);
	if (!admaif->playback_dma_data)
		return -ENOMEM;

	admaif->override_channels = devm_kzalloc(&pdev->dev,
			sizeof(int) * admaif->soc_data->num_ch,
			GFP_KERNEL);
	if (!admaif->override_channels)
		return -ENOMEM;

	admaif->tx_mono_to_stereo = devm_kzalloc(&pdev->dev,
			sizeof(int) * admaif->soc_data->num_ch,
			GFP_KERNEL);
	if (!admaif->tx_mono_to_stereo)
		return -ENOMEM;

	admaif->rx_stereo_to_mono = devm_kzalloc(&pdev->dev,
			sizeof(int) * admaif->soc_data->num_ch,
			GFP_KERNEL);
	if (!admaif->rx_stereo_to_mono)
		return -ENOMEM;

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	regs = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(regs))
		return PTR_ERR(regs);
	admaif->base_addr = regs;
	admaif->regmap = devm_regmap_init_mmio(&pdev->dev, regs,
					       admaif->soc_data->regmap_conf);
	if (IS_ERR(admaif->regmap)) {
		dev_err(&pdev->dev, "regmap init failed\n");
		return PTR_ERR(admaif->regmap);
	}
	regcache_cache_only(admaif->regmap, true);

	if (admaif->soc_data->is_isomgr_client)
		tegra_isomgr_adma_register();

	for (i = 0; i < admaif->soc_data->num_ch; i++) {
		admaif->playback_dma_data[i].addr = res->start +
				admaif->soc_data->tx_base +
				TEGRA_ADMAIF_XBAR_TX_FIFO_WRITE +
				(i * TEGRA_ADMAIF_CHANNEL_REG_STRIDE);

		admaif->capture_dma_data[i].addr = res->start +
				TEGRA_ADMAIF_XBAR_RX_FIFO_READ +
				(i * TEGRA_ADMAIF_CHANNEL_REG_STRIDE);

		admaif->playback_dma_data[i].width = 32;
		admaif->playback_dma_data[i].req_sel = i + 1;
		ret = of_property_read_string_index(pdev->dev.of_node,
				"dma-names",
				(i * 2) + 1,
				&admaif->playback_dma_data[i].chan_name);
		if (ret < 0) {
			dev_err(&pdev->dev,
				"Missing property nvidia,dma-names\n");
			return ret;
		}
		buffer_size = 0;
		if (of_property_read_u32_index(pdev->dev.of_node,
				"dma-buffer-size",
				(i * 2) + 1,
				&buffer_size) < 0) {
			dev_dbg(&pdev->dev,
				"Missing property nvidia,dma-buffer-size\n");
		}
		admaif->playback_dma_data[i].buffer_size = buffer_size;

		admaif->capture_dma_data[i].width = 32;
		admaif->capture_dma_data[i].req_sel = i + 1;
		ret = of_property_read_string_index(pdev->dev.of_node,
				"dma-names",
				(i * 2),
				&admaif->capture_dma_data[i].chan_name);
		if (ret < 0) {
			dev_err(&pdev->dev,
				"Missing property nvidia,dma-names\n");
			return ret;
		}
		buffer_size = 0;
		if (of_property_read_u32_index(pdev->dev.of_node,
				"dma-buffer-size",
				(i * 2),
				&buffer_size) < 0) {
			dev_dbg(&pdev->dev,
				"Missing property nvidia,dma-buffer-size\n");
		}
		admaif->capture_dma_data[i].buffer_size = buffer_size;
	}

	regmap_update_bits(admaif->regmap, admaif->soc_data->global_base +
			   TEGRA_ADMAIF_GLOBAL_ENABLE, 1, 1);

	ret = devm_snd_soc_register_component(&pdev->dev,
					      &tegra_admaif_dai_driver,
					      tegra_admaif_dais,
					      admaif->soc_data->num_ch);
	if (ret) {
		dev_err(&pdev->dev, "Could not register DAIs %d: %d\n",
			i, ret);
		return ret;
	}

	pm_runtime_enable(&pdev->dev);
	ret = snd_soc_register_codec(&pdev->dev, admaif->soc_data->admaif_codec,
				     admaif->soc_data->codec_dais,
				     admaif->soc_data->num_ch * 2);
	if (ret != 0) {
		dev_err(&pdev->dev, "Could not register CODEC: %d\n", ret);
		goto pm_disable;
	}

	ret = tegra_alt_pcm_platform_register(&pdev->dev);
	if (ret) {
		dev_err(&pdev->dev, "Could not register PCM: %d\n", ret);
		goto unregister_codec;
	}

	return 0;

unregister_codec:
	snd_soc_unregister_codec(&pdev->dev);
pm_disable:
	pm_runtime_disable(&pdev->dev);

	return ret;
}

static void tegra_admaif_platform_shutdown(struct platform_device *pdev)
{
	struct tegra_admaif *admaif = dev_get_drvdata(&pdev->dev);

	admaif->is_shutdown = true;
}

static int tegra_admaif_remove(struct platform_device *pdev)
{
	struct tegra_admaif *admaif = dev_get_drvdata(&pdev->dev);

	if (admaif->soc_data->is_isomgr_client)
		tegra_isomgr_adma_unregister();

	snd_soc_unregister_component(&pdev->dev);

	snd_soc_unregister_codec(&pdev->dev);

	tegra_alt_pcm_platform_unregister(&pdev->dev);

	pm_runtime_disable(&pdev->dev);
	if (!pm_runtime_status_suspended(&pdev->dev))
		tegra_admaif_runtime_suspend(&pdev->dev);

	return 0;
}

static const struct dev_pm_ops tegra_admaif_pm_ops = {
	SET_RUNTIME_PM_OPS(tegra_admaif_runtime_suspend,
			   tegra_admaif_runtime_resume, NULL)
	SET_LATE_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,
				     pm_runtime_force_resume)
};

static struct platform_driver tegra_admaif_driver = {
	.probe = tegra_admaif_probe,
	.remove = tegra_admaif_remove,
	.shutdown = tegra_admaif_platform_shutdown,
	.driver = {
		.name = DRV_NAME,
		.owner = THIS_MODULE,
		.of_match_table = tegra_admaif_of_match,
		.pm = &tegra_admaif_pm_ops,
	},
};
module_platform_driver(tegra_admaif_driver);

MODULE_DEVICE_TABLE(of, tegra_admaif_of_match);
MODULE_AUTHOR("Songhee Baek <sbaek@nvidia.com>");
MODULE_DESCRIPTION("Tegra ADMAIF driver");
MODULE_LICENSE("GPL v2");
MODULE_ALIAS("platform:" DRV_NAME);
generated by cgit v1.2.2 (git 2.25.0) at 2025-04-04 22:32:41 -0400