aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_uncore.c
Commit message (Expand)AuthorAge
* drm/i915/chv: Implement WaDisableShadowRegForCpdDeepak S2015-04-28
* drm/i915: Disable the mmio.debug WARN after it firesChris Wilson2015-03-17
* drm/i915: Do both mt and gen6 style forcewake reset on ivb probeMika Kuoppala2015-03-17
* Merge tag 'drm-intel-next-2015-02-27' of git://anongit.freedesktop.org/drm-in...Dave Airlie2015-03-09
|\
| * drm/i915: FIFO space query code refactorDave Gordon2015-02-23
* | Merge tag 'drm-intel-next-2015-02-14' of git://anongit.freedesktop.org/drm-in...Dave Airlie2015-03-04
|\|
| * drm/i915/skl: Document that we implement WaRsClearFWBitsAtResetDamien Lespiau2015-02-13
| * drm/i915/skl: Also detect eDRAM on SKLDamien Lespiau2015-02-13
| * drm/i915: Detect eDRAM with the enabled bit onlyDamien Lespiau2015-02-13
| * drm/i915: Create vGPU specific MMIO operations to reduce trapsYu Zhang2015-02-13
| * drm/i915: Introduce a PV INFO page structure for Intel GVT-g.Yu Zhang2015-02-13
* | drm/i915: Squelch overzealous uncore reset WARN_ONMika Kuoppala2015-02-09
|/
* drm/i915: Don't do posting reads on getting forcewakeMika Kuoppala2015-01-30
* drm/i915: Do uncore early sanitize after domain initMika Kuoppala2015-01-30
* drm/i915: Enum forcewake domains and domain identifiersMika Kuoppala2015-01-27
* drm/i915: Rename the forcewake get/put functionsMika Kuoppala2015-01-27
* drm/i915: Make vlv and chv forcewake put generic.Mika Kuoppala2015-01-27
* drm/i915: Consolidate forcewake codeMika Kuoppala2015-01-27
* drm/i915: Reduce duplicated forcewake logicChris Wilson2015-01-27
* drm/i915: Skip uncore lock on earlier gensChris Wilson2015-01-27
* drm/i915: Assert that runtime pm is active on user fw accessChris Wilson2015-01-27
* drm/i915: Rebalance runtime pm vs forcewakeChris Wilson2015-01-27
* drm/i915: Forcewake Register Range changes for CHVDeepak S2014-12-15
* drm/i915: Use BUILD_BUG if possible in the i915 WARN_ONDaniel Vetter2014-12-15
* drm/i915/skl: Update in Gen9 multi-engine forcewake rangeAkash Goel2014-12-03
* drm/i915: Disable crtcs gracefully before GPU reset on gen3/4Ville Syrjälä2014-12-03
* drm/i915: Implement GPU reset for g33Ville Syrjälä2014-12-03
* drm/i915: Implement GPU reset for 915/945Ville Syrjälä2014-12-03
* drm/i915: Fix gen4 GPU resetVille Syrjälä2014-12-03
* drm/i915: Only warn the first time we attempt to mmio whilst suspendedChris Wilson2014-12-03
* drm/i915: Gen9 shadowed registersZhe Wang2014-11-20
* drm/i915/skl: Gen9 multi-engine forcewakeZhe Wang2014-11-20
* drm/i915: Drop WaRsForcewakeWaitTC0:vlvVille Syrjälä2014-11-17
* drm/i915: Drop the HSW special case from __gen6_gt_wait_for_thread_c0()Ville Syrjälä2014-11-17
* drm/i915: Wait thread status on gen8+ fw sequenceMika Kuoppala2014-11-14
* Revert "drm/i915/vlv: Remove check for Old Ack during forcewake"Mika Kuoppala2014-11-07
* drm/i915/skl: Gen9 ForcewakeZhe Wang2014-11-07
* drm/i915: check for GT faults in all resume handlers and driver load timeImre Deak2014-10-24
* drm/i915: use macros to assign mmio access functionsYu Zhang2014-10-24
* Merge branch 'topic/skl-stage1' into drm-intel-next-queuedDaniel Vetter2014-09-30
|\
| * drm/i915/skl: Allow the reg_read ioctl to return RCS_TIMESTAMPDamien Lespiau2014-09-24
* | drm/i915/vlv: Remove check for Old Ack during forcewakeDeepak S2014-09-19
|/
* drm/i915: Use IS_BROADWELL() instead of IS_GEN8() in forcewake codeVille Syrjälä2014-09-03
* drm/i915: BDW can also detect unclaimed registersPaulo Zanoni2014-07-23
* drm/i915: reorganize the unclaimed register detection codePaulo Zanoni2014-07-23
* drm/i915: Emphasize that ctx->id is merely a user handleOscar Mateo2014-07-08
* Merge branch 'topic/soix' into drm-intel-next-queuedDaniel Vetter2014-06-18
|\
| * drm/i915: leave rc6 enabled at suspend time v4Jesse Barnes2014-06-12
* | drm/i915: preserve user forcewake over system suspend/resumeImre Deak2014-06-13
* | drm/i915: fix possible refcount leak when resetting forcewakeImre Deak2014-06-13
generated by cgit v1.2.2 (git 2.25.0) at 2025-03-14 19:17:35 -0400