aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_pm.c
Commit message (Expand)AuthorAge
* drm/i915: i830M has watermarks like i855Daniel Vetter2014-01-10
* drm/i915: Drop I915_ prefix from HAS_FBCDaniel Vetter2014-01-10
* drm/i915: use crtc_htotal when calculating ilk watermarksJesse Barnes2014-01-08
* drm/i915: Simplify watermark/init_clock_gating setupVille Syrjälä2014-01-07
* drm/i915: Enable watermarks for BDWVille Syrjälä2014-01-07
* drm/i915: Fix watermark code for BDWVille Syrjälä2014-01-07
* drm/i915: s/haswell_update_wm/ilk_update_wm/Imre Deak2013-12-17
* drm/i915: simplify platform specific code in hsw_write_wm_valuesImre Deak2013-12-17
* drm/i915: Try to fix the messy IVB sprite scaling workaroundVille Syrjälä2013-12-17
* drm/i915: Move ILK/SNB/IVB over to the HSW WM codeVille Syrjälä2013-12-17
* drm/i915: Disable LP1+ watermarks safely in initVille Syrjälä2013-12-17
* drm/i915: Linetime watermarks are a HSW featureVille Syrjälä2013-12-17
* drm/i915: Disable FBC WM on ILK, and disable LP2+ when FBC is enabledVille Syrjälä2013-12-17
* drm/i915: Don't merge LP1+ watermarks on ILK/SNB/IVB when multiple pipes are ...Ville Syrjälä2013-12-17
* drm/i915: Fix LP1+ watermark disabling ILKVille Syrjälä2013-12-17
* drm/i915: Fix LP1 sprite watermarks for ILK/SNBVille Syrjälä2013-12-17
* drm/i915: Avoid computing invalid WM levels when sprites/scaling is enabledVille Syrjälä2013-12-17
* drm/i915: Add ILK/SNB/IVB WM latency field supportVille Syrjälä2013-12-17
* drm/i915: Add IVB DDB partitioning controlVille Syrjälä2013-12-17
* drm/i915: Use IS_VALLEYVIEW() to test the is_valleyview flagDamien Lespiau2013-12-17
* drm/i915/bdw: Implement ff workaroundsBen Widawsky2013-12-13
* drm/i915/bdw: Force all Data Cache Data Port access to be Non-CoherentBen Widawsky2013-12-13
* drm/i915: Rework the FBC interval/stall stuff a bitVille Syrjälä2013-12-12
* drm/i915: FBC_CONTROL2 is gen4 onlyVille Syrjälä2013-12-12
* drm/i915: Gen2 FBC1 CFB pitch wants 32B unitsVille Syrjälä2013-12-12
* drm/i915: touch VGA MSR after we enable the power wellPaulo Zanoni2013-12-12
* drm/i915: extract hsw_power_well_post_{enable, disable}Paulo Zanoni2013-12-12
* drm/i915: add initial Runtime PM functionsPaulo Zanoni2013-12-10
* drm/i915: get a PC8 reference when enabling the power wellPaulo Zanoni2013-12-10
* Merge tag 'v3.13-rc3' into drm-intel-next-queuedDaniel Vetter2013-12-09
|\
| * drm/i915: Fix gen3 self-refresh watermarksDaniel Vetter2013-11-20
| * Partially revert "drm/i915: tune the RC6 threshold for stability"Daniel Vetter2013-11-16
* | drm/i915: Reorganize FBC function pointer initializaitionVille Syrjälä2013-12-04
* | drm/i915: Fix FBC1 plane checks for gen2Ville Syrjälä2013-12-04
* | drm/i915: add intel_display_power_enabled_sw() for use in atomic ctxImre Deak2013-11-28
* | drm/i915/vlv: use parallel context restore when coming out of RC6Jesse Barnes2013-11-28
* | drm/i915/vlv: use a lower RC6 timeout on VLVJesse Barnes2013-11-28
* | drm/i915/vlv: Valleyview support for forcewake Individual power wells.Deepak S2013-11-28
* | drm/i915: Add power well arguments to force wake routines.Deepak S2013-11-28
* | drm/i915: add a debugfs entry for power domain infoImre Deak2013-11-26
* | drm/i915: add a default always-on power wellImre Deak2013-11-26
* | drm/i915: don't do BDW/HSW specific powerdomains init on other platformsImre Deak2013-11-26
* | drm/i915: add always-on power wells instead of special casing themImre Deak2013-11-26
* | drm/i915: support for multiple power wellsImre Deak2013-11-26
* | drm/i915: add audio power domainImre Deak2013-11-26
* | drm/i915: Don't set the fence number in DPFC_CTL on SNBVille Syrjälä2013-11-25
* | drm/i915: Use plane_name() in gen7_enable_fbc()Ville Syrjälä2013-11-21
* | Merge branch 'backlight-rework' into drm-intel-next-queuedDaniel Vetter2013-11-15
|\ \
| * | drm/i915/bdw: PIPE_[BC] I[ME]R moved to powerwellBen Widawsky2013-11-14
| |/
| * drm/i915/bdw: WaSingleSubspanDispatchOnAALinesAndPointsBen Widawsky2013-11-08