aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_pm.c
Commit message (Expand)AuthorAge
* drm/i915: add initial Runtime PM functionsPaulo Zanoni2013-12-10
* drm/i915: get a PC8 reference when enabling the power wellPaulo Zanoni2013-12-10
* Merge tag 'v3.13-rc3' into drm-intel-next-queuedDaniel Vetter2013-12-09
|\
| * drm/i915: Fix gen3 self-refresh watermarksDaniel Vetter2013-11-20
| * Partially revert "drm/i915: tune the RC6 threshold for stability"Daniel Vetter2013-11-16
* | drm/i915: Reorganize FBC function pointer initializaitionVille Syrjälä2013-12-04
* | drm/i915: Fix FBC1 plane checks for gen2Ville Syrjälä2013-12-04
* | drm/i915: add intel_display_power_enabled_sw() for use in atomic ctxImre Deak2013-11-28
* | drm/i915/vlv: use parallel context restore when coming out of RC6Jesse Barnes2013-11-28
* | drm/i915/vlv: use a lower RC6 timeout on VLVJesse Barnes2013-11-28
* | drm/i915/vlv: Valleyview support for forcewake Individual power wells.Deepak S2013-11-28
* | drm/i915: Add power well arguments to force wake routines.Deepak S2013-11-28
* | drm/i915: add a debugfs entry for power domain infoImre Deak2013-11-26
* | drm/i915: add a default always-on power wellImre Deak2013-11-26
* | drm/i915: don't do BDW/HSW specific powerdomains init on other platformsImre Deak2013-11-26
* | drm/i915: add always-on power wells instead of special casing themImre Deak2013-11-26
* | drm/i915: support for multiple power wellsImre Deak2013-11-26
* | drm/i915: add audio power domainImre Deak2013-11-26
* | drm/i915: Don't set the fence number in DPFC_CTL on SNBVille Syrjälä2013-11-25
* | drm/i915: Use plane_name() in gen7_enable_fbc()Ville Syrjälä2013-11-21
* | Merge branch 'backlight-rework' into drm-intel-next-queuedDaniel Vetter2013-11-15
|\ \
| * | drm/i915/bdw: PIPE_[BC] I[ME]R moved to powerwellBen Widawsky2013-11-14
| |/
| * drm/i915/bdw: WaSingleSubspanDispatchOnAALinesAndPointsBen Widawsky2013-11-08
| * drm/i915/bdw: conservative SBE VUE cache modeBen Widawsky2013-11-08
| * drm/i915/bdw: Limit SDE poly depth FIFO to 2Ben Widawsky2013-11-08
| * drm/i915/bdw: Sampler power bypass disableBen Widawsky2013-11-08
| * ddrm/i915/bdw: Disable centroid pixel perf optimizationBen Widawsky2013-11-08
| * drm/i915/bdw: BWGTLB clock gate disableBen Widawsky2013-11-08
| * drm/i915/bdw: Implement edp PSR workaroundsBen Widawsky2013-11-08
| * drm/i915/bdw: Create a separate BDW rps enableBen Widawsky2013-11-08
| * drm/i915/bdw: Use HSW formula for ring freq scalingBen Widawsky2013-11-08
| * drm/i915/bdw: Add Broadwell display FIFO limitsVille Syrjälä2013-11-08
| * drm/i915/bdw: Implement WaSwitchSolVfFArbitrationPriorityBen Widawsky2013-11-08
| * drm/i915/bdw: Broadwell also has the "power down well"Paulo Zanoni2013-11-08
| * drm/i915/bdw: Clock gating initBen Widawsky2013-11-08
* | drm/i915: Kill vlv_update_rps_cur_delay()Ville Syrjälä2013-11-07
* | drm/i915: Initialise min/max frequencies before updating RPS registersChris Wilson2013-11-07
* | drm/i915/vlv: Workaround a punit issue in DDR data rate for 1333.Chon Ming Lee2013-11-07
* | drm/i915: Pass dev_priv to vlv_gpu_freq() and vlv_freq_opcode()Ville Syrjälä2013-11-06
* | drm/i915: Improve vlv_gpu_freq() and vlv_freq_opcode()Ville Syrjälä2013-11-06
* | drm/i915/vlv: fixup DDR freq detection per Punit specJesse Barnes2013-11-05
* | drm/i915: move VLV DDR freq fetch into init_clock_gatingJesse Barnes2013-11-05
|/
* Merge tag 'v3.12' into drm-intel-nextDaniel Vetter2013-11-04
|\
| * drm/i915: disable LVDS clock gating on CPT v2Jesse Barnes2013-10-15
| * drm/i915/hsw: Disable L3 caching of atomic memory operations.Francisco Jerez2013-10-03
| * drm/i915: fix rps.vlv_work initializationImre Deak2013-10-01
* | drm/i915: add back checking for i915_disable_power_wellImre Deak2013-10-31
* | drm/i915: rename i915_init_power_well to init_power_domains_initImre Deak2013-10-29
* | drm/i915: remove device field from struct power_wellImre Deak2013-10-27
* | drm/i915: use power get/put instead of set for power on after initImre Deak2013-10-27