aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/tegra/clk.h
Commit message (Expand)AuthorAge
* clk: tegra: T114: add DFLL DVCO reset controlPaul Walmsley2013-06-18
* clk: tegra: T114: add FCPU clock shaper programming, needed by the DFLLPaul Walmsley2013-06-18
* clk: tegra: Add fields for override bitsPeter De Schrijver2013-06-11
* clk: tegra: allow PLL m,n,p init from SoC filesPeter De Schrijver2013-06-11
* clk: tegra: Use common of_clk_init functionPrashant Gaikwad2013-05-31
* clk: tegra: devicetree match for nvidia,tegra114-carPeter De Schrijver2013-04-04
* clk: tegra: Workaround for Tegra114 MSENC problemPeter De Schrijver2013-04-04
* clk: tegra: Add flags to tegra_clk_periph()Peter De Schrijver2013-04-04
* clk: tegra: Add new fields and PLL types for Tegra114Peter De Schrijver2013-04-04
* clk: tegra: move from a lock bit idx to a lock maskPeter De Schrijver2013-04-04
* clk: tegra: Add PLL post divider tablePeter De Schrijver2013-04-04
* clk: tegra: introduce TEGRA_PLL_HAS_LOCK_ENABLEPeter De Schrijver2013-04-04
* clk: tegra: Add TEGRA_PLL_BYPASS flagPeter De Schrijver2013-04-04
* clk: tegra: Refactor PLL programming codePeter De Schrijver2013-04-04
* clk: tegra: defer application of init tableStephen Warren2013-04-04
* clk: add table lookup to muxPeter De Schrijver2013-03-22
* clk: tegra: add clock support for Tegra30Prashant Gaikwad2013-01-28
* clk: tegra: add clock support for Tegra20Prashant Gaikwad2013-01-28
* clk: tegra: add Tegra specific clocksPrashant Gaikwad2013-01-28
generated by cgit v1.2.2 (git 2.25.0) at 2024-10-12 18:16:22 -0400