| Commit message (Expand) | Author | Age | |
|---|---|---|---|
| * | clk: socfpga: add divider registers to the main pll outputs | Dinh Nguyen | 2014-05-12 |
| * | clk: socfpga: Add a clk-phase property to the "altr,socfpga-gate-clk" | Dinh Nguyen | 2014-02-18 |
| * | clk: socfpga: split clk code | Steffen Trumtrar | 2014-02-18 |
 |
index : litmus-rt.git | |
| The LITMUS^RT kernel. | Bjoern Brandenburg |
| aboutsummaryrefslogtreecommitdiffstats |