aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/mm
Commit message (Expand)AuthorAge
* MIPS: Add code for new system 'paravirt'David Daney2014-06-02
* MIPS: Add minimal support for OCTEON3 to c-r4k.cDavid Daney2014-05-30
* MIPS: Don't build fast TLB refill handler with 32-bit kernelsDavid Daney2014-05-30
* MIPS: uasm: Add lb uasm instructionMarkos Chandras2014-05-30
* MIPS: uasm: Add mflo uasm instructionMarkos Chandras2014-05-30
* MIPS: uasm: Add mul uasm instructionMarkos Chandras2014-05-30
* MIPS: uasm: Add lh uam instructionMarkos Chandras2014-05-30
* MIPS: uasm: Add wsbh uasm instructionMarkos Chandras2014-05-30
* MIPS: uasm: Add sltu uasm instructionMarkos Chandras2014-05-30
* MIPS: uasm: Add sltiu uasm instructionMarkos Chandras2014-05-30
* MIPS: uasm: Add jalr uasm instructionMarkos Chandras2014-05-30
* MIPS: uasm: Add mfhi uasm instructionMarkos Chandras2014-05-30
* MIPS: uasm: Add divu uasm instructionMarkos Chandras2014-05-30
* MIPS: uasm: Add srlv uasm instructionMarkos Chandras2014-05-30
* MIPS: uasm: Add sllv uasm instructionMarkos Chandras2014-05-30
* MIPS: uasm: Add u3u2u1 instruction buildersMarkos Chandras2014-05-30
* Merge branch 'wip-mips-pm' of https://github.com/paulburton/linux into mips-f...Ralf Baechle2014-05-29
|\
| * MIPS: uasm: add MT ASE yield instructionPaul Burton2014-05-28
| * MIPS: uasm: add wait instructionPaul Burton2014-05-28
| * MIPS: uasm: add sync instructionPaul Burton2014-05-28
| * MIPS: uasm: add jalr instructionPaul Burton2014-05-28
| * MIPS: uasm: add a label variant of beqPaul Burton2014-05-28
| * MIPS: add kmap_noncoherent to wire a cached non-coherent TLB entryPaul Burton2014-05-28
| * MIPS: tlb-r4k: Add CPU PM callback to reconfigure TLBJames Hogan2014-05-02
| * MIPS: c-r4k: Add CPU PM callback for coherencyJames Hogan2014-05-02
* | MIPS: MT: Remove SMTC supportRalf Baechle2014-05-23
* | MIPS: c-r4k: Call R4600_HIT_CACHEOP_WAR_IMPL only for 32 byte cache lines.Ralf Baechle2014-05-23
* | MIPS: mm: Fix broken microMIPS kernel regression.Steven J. Hill2014-05-14
|/
* mips: export flush_icache_rangeKees Cook2014-04-18
* MIPS: Loongson: Add basic Loongson-3 CPU supportHuacai Chen2014-03-31
* MIPS: Use current_cpu_type() instead of c->cputypeWu Zhangjin2014-03-31
* MIPS: Add support for the M5150 processorLeonid Yegoshin2014-03-26
* MIPS: Extend DMA_MAYBE_COHERENT logic to DMA_NONCOHERENT useManuel Lauss2014-03-26
* MIPS: mm: c-r4k: Flush scache to avoid cache aliasesLeonid Yegoshin2014-03-26
* MIPS: mm: c-r4k: Add support for flushing user pages from cacheMarkos Chandras2014-03-26
* MIPS: mm: c-r4k: Build EVA {d,i}cache flushing functionsLeonid Yegoshin2014-03-26
* MIPS: mm: init: Add free_init_pages() callback for EVAMarkos Chandras2014-03-26
* MIPS: Add cases for CPU_P5600James Hogan2014-03-26
* MIPS: Coherent Processing System SMP implementationPaul Burton2014-03-26
* MIPS: Add 1074K CPU support explicitly.Steven J. Hill2014-03-06
* MIPS: mm: c-r4k: Detect instruction cache aliasesMarkos Chandras2014-03-06
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2014-01-30
|\
| * mips: delete non-required instances of include <linux/init.h>Paul Gortmaker2014-01-24
| * MIPS: improve checks for noncoherent DMAFelix Fietkau2014-01-22
| * MIPS: Add support for interAptiv coresLeonid Yegoshin2014-01-22
| * MIPS: Add support for FTLBsLeonid Yegoshin2014-01-22
| * MIPS: mm: Use the TLBINVF instruction to flush the VTLBLeonid Yegoshin2014-01-22
| * MIPS: Add support for the proAptiv coresLeonid Yegoshin2014-01-22
| * MIPS: mm: Move UNIQUE_ENTRYHI macro to a header fileMarkos Chandras2014-01-22
| * MIPS: mm: c-r4k: Panic if IL or DL fields have a reserved valueMarkos Chandras2014-01-22
generated by cgit v1.2.2 (git 2.25.0) at 2025-03-07 18:32:50 -0500