aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/mm/sc-mips.c
Commit message (Expand)AuthorAge
* MIPS: mm: scache: Add secondary cache support for MIPS R6 coresMarkos Chandras2015-02-17
* MIPS: Add cases for CPU_QEMU_GENERICLeonid Yegoshin2015-02-16
* MIPS: Add cases for CPU_P5600James Hogan2014-03-26
* MIPS: Add 1074K CPU support explicitly.Steven J. Hill2014-03-06
* MIPS: Add support for interAptiv coresLeonid Yegoshin2014-01-22
* MIPS: Add support for the proAptiv coresLeonid Yegoshin2014-01-22
* MIPS: Optimize current_cpu_type() for better code.Ralf Baechle2013-09-17
* MIPS: Delete __cpuinit/__CPUINIT usage from MIPS codePaul Gortmaker2013-07-14
* MIPS: Fix ISA level which causes secondary cache init bypassing and moreDeng-Cheng Zhu2013-04-05
* Disintegrate asm/system.h for MIPSDavid Howells2012-03-28
* MIPS: Fix build errors in sc-mips.cKevin Cernekee2010-12-17
* MIPS: Honor L2 bypass bitKevin Cernekee2010-10-29
* MIPS: MIPSxx SC: Avoid destructive invalidation on partial L2 cachelines.Kevin Cernekee2009-09-30
* [MIPS] Fix loads of section missmatchesRalf Baechle2008-03-12
* [MIPS] Fix "no space between function name and open parenthesis" warnings.Ralf Baechle2007-10-11
* [MIPS] MIPS32/MIPS64 S-cache fix and cleanupAtsushi Nemoto2006-06-29
* [MIPS] MIPS32/MIPS64 secondary cache managementChris Dearman2006-06-29
generated by cgit v1.2.2 (git 2.25.0) at 2024-11-11 00:08:09 -0500