aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/include/asm/mipsregs.h
Commit message (Expand)AuthorAge
* MIPS: Add MSA register definitions & accessPaul Burton2014-03-26
* MIPS: Add CP0 CMGCRBase definitions & accessorPaul Burton2014-03-06
* MIPS: Define Config1 cache field shifts & sizesPaul Burton2014-03-06
* MIPS: mm: c-r4k: Detect instruction cache aliasesMarkos Chandras2014-03-06
* MIPS: include linux/types.hQais Yousef2014-01-23
* MIPS: Add support for FTLBsLeonid Yegoshin2014-01-22
* MIPS: Add function for flushing the TLB using the TLBINV instructionLeonid Yegoshin2014-01-22
* MIPS: features: Add initial support for Segmentation Control registersSteven J. Hill2014-01-22
* MIPS: Add missing bits for Config registersLeonid Yegoshin2014-01-22
* MIPS: Add MIPS R5 config5 register.Ralf Baechle2013-09-19
* MIPS: microMIPS: Fix improper definition of ISA exception bit.Steven J. Hill2013-07-01
* MIPS: microMIPS: Add support for exception handling.Steven J. Hill2013-05-09
* MIPS: microMIPS: Add instruction utility macros.Steven J. Hill2013-05-01
* MIPS: Fix code generation for non-DSP capable CPUsFlorian Fainelli2013-03-19
* Merge branch 'mips-next-3.9' of git://git.linux-mips.org/pub/scm/john/linux-j...Ralf Baechle2013-02-21
|\
| * MIPS: Probe for and report hardware virtualization support.David Daney2013-02-19
| * MIPS: dsp: Simplify the DSP macros.Steven J. Hill2013-02-16
| * MIPS: dsp: Support toolchains without DSP ASE and microMIPS.Steven J. Hill2013-02-16
| * MIPS: dsp: Add assembler support for DSP ASEs.Steven J. Hill2013-02-16
| * MIPS: Add support for the M14KEc core.Steven J. Hill2013-02-16
* | MIPS: Whitespace cleanup.Ralf Baechle2013-02-01
* | MIPS: Whitespace cleanups and reformatting.Steven J. Hill2013-02-01
|/
* MIPS: PMC-Sierra Yosemite: Remove support.Ralf Baechle2012-12-13
* MIPS: Control huge tlb support via Kconfig symbol MIPS_HUGE_TLB_SUPPORTDavid Daney2012-12-12
* MIPS: Add detection of DSP ASE Revision 2.Steven J. Hill2012-10-11
* MIPS: perf: Add cpu feature bit for PCI (performance counter interrupt)Al Cooper2012-10-11
* Merge branch 'ralf-3.7' of git://git.linux-mips.org/pub/scm/sjhill/linux-sjhi...Ralf Baechle2012-09-28
|\
| * MIPS: Add support for the 1074K core.Steven J. Hill2012-09-13
* | MIPS: Add base architecture support for RI and XI.Steven J. Hill2012-09-13
|/
* MIPS: BMIPS: Add set/clear CP0 macros for BMIPS operationsKevin Cernekee2011-12-07
* MIPS: Add accessor macros for 64-bit performance counter registers.David Daney2011-10-24
* Fix common misspellingsLucas De Marchi2011-03-31
* MIPS: Add BMIPS CP0 register definitionsKevin Cernekee2010-10-29
* MIPS: Define ST0_NMI in asm/mipsregs.hDavid Daney2010-08-05
* MIPS FPU emulator: allow Cause bits of FCSR to be writeable by ctc1Shane McDonald2010-05-15
* MIPS: Add accessor functions and bit definitions for c0_PageGrainDavid Daney2010-02-27
* MIPS: Decode c0_config4 for large TLBs.David Daney2010-02-27
* MIPS: PowerTV: Fix support for timer interrupts with > 64 external IRQsDavid VomLehn2010-01-27
* MIPS: Add hugetlbfs page defines.David Daney2009-06-17
* MIPS: Fix sign-extension bug in 32-bit kernel on 32-bit hardware.Ralf Baechle2009-05-14
* MIPS: Cavium: Add support for 8k and 32k page sizes.Ralf Baechle2009-05-14
* MIPS: SMTC: Bring set/clear/change_c0_## return value semantics uptodate.Kevin D. Kissell2009-05-14
* MIPS: Change {set,clear,change}_c0_<foo> to return old value.Ralf Baechle2009-03-23
* MIPS: Override assembler target architecture for octeon.David Daney2009-01-11
* MIPS: Add Cavium OCTEON specific register definitions to mipsregs.hDavid Daney2009-01-11
* MIPS: Add CONFIG_CPU_R5500 for NEC VR5500 series processorsShinya Kuribayashi2008-10-27
* MIPS: Move headfiles to new location below arch/mips/includeRalf Baechle2008-10-11
generated by cgit v1.2.2 (git 2.25.0) at 2024-11-14 19:34:14 -0500