aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/include/asm/mipsregs.h
Commit message (Expand)AuthorAge
* MIPS: BMIPS: Add set/clear CP0 macros for BMIPS operationsKevin Cernekee2011-12-07
* MIPS: Add accessor macros for 64-bit performance counter registers.David Daney2011-10-24
* Fix common misspellingsLucas De Marchi2011-03-31
* MIPS: Add BMIPS CP0 register definitionsKevin Cernekee2010-10-29
* MIPS: Define ST0_NMI in asm/mipsregs.hDavid Daney2010-08-05
* MIPS FPU emulator: allow Cause bits of FCSR to be writeable by ctc1Shane McDonald2010-05-15
* MIPS: Add accessor functions and bit definitions for c0_PageGrainDavid Daney2010-02-27
* MIPS: Decode c0_config4 for large TLBs.David Daney2010-02-27
* MIPS: PowerTV: Fix support for timer interrupts with > 64 external IRQsDavid VomLehn2010-01-27
* MIPS: Add hugetlbfs page defines.David Daney2009-06-17
* MIPS: Fix sign-extension bug in 32-bit kernel on 32-bit hardware.Ralf Baechle2009-05-14
* MIPS: Cavium: Add support for 8k and 32k page sizes.Ralf Baechle2009-05-14
* MIPS: SMTC: Bring set/clear/change_c0_## return value semantics uptodate.Kevin D. Kissell2009-05-14
* MIPS: Change {set,clear,change}_c0_<foo> to return old value.Ralf Baechle2009-03-23
* MIPS: Override assembler target architecture for octeon.David Daney2009-01-11
* MIPS: Add Cavium OCTEON specific register definitions to mipsregs.hDavid Daney2009-01-11
* MIPS: Add CONFIG_CPU_R5500 for NEC VR5500 series processorsShinya Kuribayashi2008-10-27
* MIPS: Move headfiles to new location below arch/mips/includeRalf Baechle2008-10-11
generated by cgit v1.2.2 (git 2.25.0) at 2024-12-21 04:19:21 -0500