| Commit message (Expand) | Author | Age |
|---|
| * | ARM: EXYNOS4: Add EXYNOS4 CPU initialization support | Kukjin Kim | 2011-02-21 |
| * | Merge branch 'for-rmk' of git://git.kernel.org/pub/scm/linux/kernel/git/kgene... | Russell King | 2011-01-15 |
| |\ |
|
| | * | Merge branch 'dev/s5pv310-cpufreq' into next-s5pv310 | Kukjin Kim | 2011-01-03 |
| | |\ |
|
| | | * | ARM: S5PV310: Add DMC registers and map_desc | Sunyoung Kang | 2010-12-23 |
| | * | | Merge branch 'dev/s5pv310-irq' into next-s5pv310 | Kukjin Kim | 2010-12-30 |
| | |\ \ |
|
| | | * | | ARM: S5PV310: Limit the irqs which support cascade interrupt | Changhwan Youn | 2010-12-08 |
| | | |/ |
|
| | * | | ARM: S5PV310: Add support Power Domain | Changhwan Youn | 2010-12-29 |
| | * | | ARM: S5PV310: Set bit 22 in the PL310 (cache controller) AuxCtlr register | Changhwan Youn | 2010-12-29 |
| | |/ |
|
| * | | ARM: GIC: consolidate gic_cpu_base_addr to common GIC code | Russell King | 2010-12-14 |
| * | | ARM: GIC: provide a single initialization function for boot CPU | Russell King | 2010-12-14 |
| |/ |
|
| * | ARM: S5PV310: Add support SROMC | Daein Moon | 2010-10-25 |
| * | ARM: S5PV310: Add L2 cache init function in cpu.c | Kyungmin Park | 2010-10-25 |
| * | ARM: S5P: Add initial map for GPIO2 and GPIO3 | Jongpill Lee | 2010-10-25 |
| * | ARM: S5PV310: Add HSMMC platform data | Hyuk Lee | 2010-10-25 |
| * | ARM: S5PV310: Fix build error on GPIO map | Kukjin Kim | 2010-10-18 |
| * | ARM: S5P: Moves initial map for merging S5P64X0 | Kukjin Kim | 2010-10-17 |
| * | ARM: S5PV310: Fix on Secondary CPU startup | Changhwan Youn | 2010-08-27 |
| * | ARM: S5PV310: Add CMU block for S5PV310 Clock | Kukjin Kim | 2010-08-27 |
| * | ARM: S5PV310: Add new CPU initialization support | Changhwan Youn | 2010-08-05 |
