litmus-rt.git - The LITMUS^RT kernel.

diff options

Diffstat (limited to 'litmus/litmus.c')

-rw-r--r--

1 files changed, 7 insertions, 0 deletions


diff --git a/litmus/litmus.c b/litmus/litmus.c index 99714d06eed5..86ad5b375934 100644 --- a/litmus/litmus.c +++ b/litmus/litmus.c
@@ -112,6 +112,13 @@ asmlinkage long sys_set_rt_task_param(pid_t pid, struct rt_task __user * param)
112	"because wcet > period\n", pid);	112	"because wcet > period\n", pid);
113	goto out_unlock;	113	goto out_unlock;
114	}	114	}
		115	if (tp.budget_policy != NO_ENFORCEMENT &&
		116	tp.budget_policy != QUANTUM_ENFORCEMENT)
		117	{
		118	printk(KERN_INFO "litmus: real-time task %d rejected "
		119	"because unsupported budget enforcement policy specified\n", pid);
		120	goto out_unlock;
		121	}
115		122
116	target->rt_param.task_params = tp;	123	target->rt_param.task_params = tp;
117		124

817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982

/* $Id: sungem.h,v 1.10.2.4 2002/03/11 08:54:48 davem Exp $ * sungem.h: Definitions for Sun GEM ethernet driver. * * Copyright (C) 2000 David S. Miller (davem@redhat.com) */ #ifndef _SUNGEM_H #define _SUNGEM_H /* Global Registers */ #define GREG_SEBSTATE 0x0000UL /* SEB State Register */ #define GREG_CFG 0x0004UL /* Configuration Register */ #define GREG_STAT 0x000CUL /* Status Register */ #define GREG_IMASK 0x0010UL /* Interrupt Mask Register */ #define GREG_IACK 0x0014UL /* Interrupt ACK Register */ #define GREG_STAT2 0x001CUL /* Alias of GREG_STAT */ #define GREG_PCIESTAT 0x1000UL /* PCI Error Status Register */ #define GREG_PCIEMASK 0x1004UL /* PCI Error Mask Register */ #define GREG_BIFCFG 0x1008UL /* BIF Configuration Register */ #define GREG_BIFDIAG 0x100CUL /* BIF Diagnostics Register */ #define GREG_SWRST 0x1010UL /* Software Reset Register */ /* Global SEB State Register */ #define GREG_SEBSTATE_ARB 0x00000003 /* State of Arbiter */ #define GREG_SEBSTATE_RXWON 0x00000004 /* RX won internal arbitration */ /* Global Configuration Register */ #define GREG_CFG_IBURST 0x00000001 /* Infinite Burst */ #define GREG_CFG_TXDMALIM 0x0000003e /* TX DMA grant limit */ #define GREG_CFG_RXDMALIM 0x000007c0 /* RX DMA grant limit */ #define GREG_CFG_RONPAULBIT 0x00000800 /* Use mem read multiple for PCI read * after infinite burst (Apple) */ #define GREG_CFG_ENBUG2FIX 0x00001000 /* Fix Rx hang after overflow */ /* Global Interrupt Status Register. * * Reading this register automatically clears bits 0 through 6. * This auto-clearing does not occur when the alias at GREG_STAT2 * is read instead. The rest of the interrupt bits only clear when * the secondary interrupt status register corresponding to that * bit is read (ie. if GREG_STAT_PCS is set, it will be cleared by * reading PCS_ISTAT). */ #define GREG_STAT_TXINTME 0x00000001 /* TX INTME frame transferred */ #define GREG_STAT_TXALL 0x00000002 /* All TX frames transferred */ #define GREG_STAT_TXDONE 0x00000004 /* One TX frame transferred */ #define GREG_STAT_RXDONE 0x00000010 /* One RX frame arrived */ #define GREG_STAT_RXNOBUF 0x00000020 /* No free RX buffers available */ #define GREG_STAT_RXTAGERR 0x00000040 /* RX tag framing is corrupt */ #define GREG_STAT_PCS 0x00002000 /* PCS signalled interrupt */ #define GREG_STAT_TXMAC 0x00004000 /* TX MAC signalled interrupt */ #define GREG_STAT_RXMAC 0x00008000 /* RX MAC signalled interrupt */ #define GREG_STAT_MAC 0x00010000 /* MAC Control signalled irq */ #define GREG_STAT_MIF 0x00020000 /* MIF signalled interrupt */ #define GREG_STAT_PCIERR 0x00040000 /* PCI Error interrupt */ #define GREG_STAT_TXNR 0xfff80000 /* == TXDMA_TXDONE reg val */ #define GREG_STAT_TXNR_SHIFT 19 #define GREG_STAT_ABNORMAL (GREG_STAT_RXNOBUF | GREG_STAT_RXTAGERR | \ GREG_STAT_PCS | GREG_STAT_TXMAC | GREG_STAT_RXMAC | \ GREG_STAT_MAC | GREG_STAT_MIF | GREG_STAT_PCIERR) #define GREG_STAT_NAPI (GREG_STAT_TXALL | GREG_STAT_TXINTME | \ GREG_STAT_RXDONE | GREG_STAT_ABNORMAL) /* The layout of GREG_IMASK and GREG_IACK is identical to GREG_STAT. * Bits set in GREG_IMASK will prevent that interrupt type from being * signalled to the cpu. GREG_IACK can be used to clear specific top-level * interrupt conditions in GREG_STAT, ie. it only works for bits 0 through 6. * Setting the bit will clear that interrupt, clear bits will have no effect * on GREG_STAT. */ /* Global PCI Error Status Register */ #define GREG_PCIESTAT_BADACK 0x00000001 /* No ACK64# during ABS64 cycle */ #define GREG_PCIESTAT_DTRTO 0x00000002 /* Delayed transaction timeout */ #define GREG_PCIESTAT_OTHER 0x00000004 /* Other PCI error, check cfg space */ /* The layout of the GREG_PCIEMASK is identical to that of GREG_PCIESTAT. * Bits set in GREG_PCIEMASK will prevent that interrupt type from being * signalled to the cpu. */ /* Global BIF Configuration Register */ #define GREG_BIFCFG_SLOWCLK 0x00000001 /* Set if PCI runs < 25Mhz */ #define GREG_BIFCFG_B64DIS 0x00000002 /* Disable 64bit wide data cycle*/ #define GREG_BIFCFG_M66EN 0x00000004 /* Set if on 66Mhz PCI segment */ /* Global BIF Diagnostics Register */ #define GREG_BIFDIAG_BURSTSM 0x007f0000 /* PCI Burst state machine */ #define GREG_BIFDIAG_BIFSM 0xff000000 /* BIF state machine */ /* Global Software Reset Register. * * This register is used to perform a global reset of the RX and TX portions * of the GEM asic. Setting the RX or TX reset bit will start the reset. * The driver _MUST_ poll these bits until they clear. One may not attempt * to program any other part of GEM until the bits clear. */ #define GREG_SWRST_TXRST 0x00000001 /* TX Software Reset */ #define GREG_SWRST_RXRST 0x00000002 /* RX Software Reset */ #define GREG_SWRST_RSTOUT 0x00000004 /* Force RST# pin active */ #define GREG_SWRST_CACHESIZE 0x00ff0000 /* RIO only: cache line size */ #define GREG_SWRST_CACHE_SHIFT 16 /* TX DMA Registers */ #define TXDMA_KICK 0x2000UL /* TX Kick Register */ #define TXDMA_CFG 0x2004UL /* TX Configuration Register */ #define TXDMA_DBLOW 0x2008UL /* TX Desc. Base Low */ #define TXDMA_DBHI 0x200CUL /* TX Desc. Base High */ #define TXDMA_FWPTR 0x2014UL /* TX FIFO Write Pointer */ #define TXDMA_FSWPTR 0x2018UL /* TX FIFO Shadow Write Pointer */ #define TXDMA_FRPTR 0x201CUL /* TX FIFO Read Pointer */ #define TXDMA_FSRPTR 0x2020UL /* TX FIFO Shadow Read Pointer */ #define TXDMA_PCNT 0x2024UL /* TX FIFO Packet Counter */ #define TXDMA_SMACHINE 0x2028UL /* TX State Machine Register */ #define TXDMA_DPLOW 0x2030UL /* TX Data Pointer Low */ #define TXDMA_DPHI 0x2034UL /* TX Data Pointer High */ #define TXDMA_TXDONE 0x2100UL /* TX Completion Register */ #define TXDMA_FADDR 0x2104UL /* TX FIFO Address */ #define TXDMA_FTAG 0x2108UL /* TX FIFO Tag */ #define TXDMA_DLOW 0x210CUL /* TX FIFO Data Low */ #define TXDMA_DHIT1 0x2110UL /* TX FIFO Data HighT1 */ #define TXDMA_DHIT0 0x2114UL /* TX FIFO Data HighT0 */ #define TXDMA_FSZ 0x2118UL /* TX FIFO Size */ /* TX Kick Register. * * This 13-bit register is programmed by the driver to hold the descriptor * entry index which follows the last valid transmit descriptor. */ /* TX Completion Register. * * This 13-bit register is updated by GEM to hold to descriptor entry index * which follows the last descriptor already processed by GEM. Note that * this value is mirrored in GREG_STAT which eliminates the need to even * access this register in the driver during interrupt processing. */ /* TX Configuration Register. * * Note that TXDMA_CFG_FTHRESH, the TX FIFO Threshold, is an obsolete feature * that was meant to be used with jumbo packets. It should be set to the * maximum value of 0x4ff, else one risks getting TX MAC Underrun errors. */ #define TXDMA_CFG_ENABLE 0x00000001 /* Enable TX DMA channel */ #define TXDMA_CFG_RINGSZ 0x0000001e /* TX descriptor ring size */ #define TXDMA_CFG_RINGSZ_32 0x00000000 /* 32 TX descriptors */ #define TXDMA_CFG_RINGSZ_64 0x00000002 /* 64 TX descriptors */ #define TXDMA_CFG_RINGSZ_128 0x00000004 /* 128 TX descriptors */ #define TXDMA_CFG_RINGSZ_256 0x00000006 /* 256 TX descriptors */ #define TXDMA_CFG_RINGSZ_512 0x00000008 /* 512 TX descriptors */ #define TXDMA_CFG_RINGSZ_1K 0x0000000a /* 1024 TX descriptors */ #define TXDMA_CFG_RINGSZ_2K 0x0000000c /* 2048 TX descriptors */ #define TXDMA_CFG_RINGSZ_4K 0x0000000e /* 4096 TX descriptors */ #define TXDMA_CFG_RINGSZ_8K 0x00000010 /* 8192 TX descriptors */ #define TXDMA_CFG_PIOSEL 0x00000020 /* Enable TX FIFO PIO from cpu */ #define TXDMA_CFG_FTHRESH 0x001ffc00 /* TX FIFO Threshold, obsolete */ #define TXDMA_CFG_PMODE 0x00200000 /* TXALL irq means TX FIFO empty*/ /* TX Descriptor Base Low/High. * * These two registers store the 53 most significant bits of the base address * of the TX descriptor table. The 11 least significant bits are always * zero. As a result, the TX descriptor table must be 2K aligned. */ /* The rest of the TXDMA_* registers are for diagnostics and debug, I will document * them later. -DaveM */ /* WakeOnLan Registers */ #define WOL_MATCH0 0x3000UL #define WOL_MATCH1 0x3004UL #define WOL_MATCH2 0x3008UL #define WOL_MCOUNT 0x300CUL #define WOL_WAKECSR 0x3010UL /* WOL Match count register */ #define WOL_MCOUNT_N 0x00000010 #define WOL_MCOUNT_M 0x00000000 /* 0 << 8 */ #define WOL_WAKECSR_ENABLE 0x00000001 #define WOL_WAKECSR_MII 0x00000002 #define WOL_WAKECSR_SEEN 0x00000004 #define WOL_WAKECSR_FILT_UCAST 0x00000008 #define WOL_WAKECSR_FILT_MCAST 0x00000010 #define WOL_WAKECSR_FILT_BCAST 0x00000020 #define WOL_WAKECSR_FILT_SEEN 0x00000040 /* Receive DMA Registers */ #define RXDMA_CFG 0x4000UL /* RX Configuration Register */ #define RXDMA_DBLOW 0x4004UL /* RX Descriptor Base Low */ #define RXDMA_DBHI 0x4008UL /* RX Descriptor Base High */ #define RXDMA_FWPTR 0x400CUL /* RX FIFO Write Pointer */ #define RXDMA_FSWPTR 0x4010UL /* RX FIFO Shadow Write Pointer */ #define RXDMA_FRPTR 0x4014UL /* RX FIFO Read Pointer */ #define RXDMA_PCNT 0x4018UL /* RX FIFO Packet Counter */ #define RXDMA_SMACHINE 0x401CUL /* RX State Machine Register */ #define RXDMA_PTHRESH 0x4020UL /* Pause Thresholds */ #define RXDMA_DPLOW 0x4024UL /* RX Data Pointer Low */ #define RXDMA_DPHI 0x4028UL /* RX Data Pointer High */ #define RXDMA_KICK 0x4100UL /* RX Kick Register */ #define RXDMA_DONE 0x4104UL /* RX Completion Register */ #define RXDMA_BLANK 0x4108UL /* RX Blanking Register */ #define RXDMA_FADDR 0x410CUL /* RX FIFO Address */ #define RXDMA_FTAG 0x4110UL /* RX FIFO Tag */ #define RXDMA_DLOW 0x4114UL /* RX FIFO Data Low */ #define RXDMA_DHIT1 0x4118UL /* RX FIFO Data HighT0 */ #define RXDMA_DHIT0 0x411CUL /* RX FIFO Data HighT1 */ #define RXDMA_FSZ 0x4120UL /* RX FIFO Size */ /* RX Configuration Register. */ #define RXDMA_CFG_ENABLE 0x00000001 /* Enable RX DMA channel */ #define RXDMA_CFG_RINGSZ 0x0000001e /* RX descriptor ring size */ #define RXDMA_CFG_RINGSZ_32 0x00000000 /* - 32 entries */ #define RXDMA_CFG_RINGSZ_64 0x00000002 /* - 64 entries */ #define RXDMA_CFG_RINGSZ_128 0x00000004 /* - 128 entries */ #define RXDMA_CFG_RINGSZ_256 0x00000006 /* - 256 entries */ #define RXDMA_CFG_RINGSZ_512 0x00000008 /* - 512 entries */ #define RXDMA_CFG_RINGSZ_1K 0x0000000a /* - 1024 entries */ #define RXDMA_CFG_RINGSZ_2K 0x0000000c /* - 2048 entries */ #define RXDMA_CFG_RINGSZ_4K 0x0000000e /* - 4096 entries */ #define RXDMA_CFG_RINGSZ_8K 0x00000010 /* - 8192 entries */ #define RXDMA_CFG_RINGSZ_BDISAB 0x00000020 /* Disable RX desc batching */ #define RXDMA_CFG_FBOFF 0x00001c00 /* Offset of first data byte */ #define RXDMA_CFG_CSUMOFF 0x000fe000 /* Skip bytes before csum calc */ #define RXDMA_CFG_FTHRESH 0x07000000 /* RX FIFO dma start threshold */ #define RXDMA_CFG_FTHRESH_64 0x00000000 /* - 64 bytes */ #define RXDMA_CFG_FTHRESH_128 0x01000000 /* - 128 bytes */ #define RXDMA_CFG_FTHRESH_256 0x02000000 /* - 256 bytes */ #define RXDMA_CFG_FTHRESH_512 0x03000000 /* - 512 bytes */ #define RXDMA_CFG_FTHRESH_1K 0x04000000 /* - 1024 bytes */ #define RXDMA_CFG_FTHRESH_2K 0x05000000 /* - 2048 bytes */ /* RX Descriptor Base Low/High. * * These two registers store the 53 most significant bits of the base address * of the RX descriptor table. The 11 least significant bits are always * zero. As a result, the RX descriptor table must be 2K aligned. */ /* RX PAUSE Thresholds. * * These values determine when XOFF and XON PAUSE frames are emitted by * GEM. The thresholds measure RX FIFO occupancy in units of 64 bytes. */ #define RXDMA_PTHRESH_OFF 0x000001ff /* XOFF emitted w/FIFO > this */ #define RXDMA_PTHRESH_ON 0x001ff000 /* XON emitted w/FIFO < this */ /* RX Kick Register. * * This 13-bit register is written by the host CPU and holds the last * valid RX descriptor number plus one. This is, if 'N' is written to * this register, it means that all RX descriptors up to but excluding * 'N' are valid. * * The hardware requires that RX descriptors are posted in increments * of 4. This means 'N' must be a multiple of four. For the best * performance, the first new descriptor being posted should be (PCI) * cache line aligned. */ /* RX Completion Register. * * This 13-bit register is updated by GEM to indicate which RX descriptors * have already been used for receive frames. All descriptors up to but * excluding the value in this register are ready to be processed. GEM * updates this register value after the RX FIFO empties completely into * the RX descriptor's buffer, but before the RX_DONE bit is set in the * interrupt status register. */ /* RX Blanking Register. */ #define RXDMA_BLANK_IPKTS 0x000001ff /* RX_DONE asserted after this * many packets received since * previous RX_DONE. */ #define RXDMA_BLANK_ITIME 0x000ff000 /* RX_DONE asserted after this * many clocks (measured in 2048 * PCI clocks) were counted since * the previous RX_DONE. */ /* RX FIFO Size. * * This 11-bit read-only register indicates how large, in units of 64-bytes, * the RX FIFO is. The driver uses this to properly configure the RX PAUSE * thresholds. */ /* The rest of the RXDMA_* registers are for diagnostics and debug, I will document * them later. -DaveM */ /* MAC Registers */ #define MAC_TXRST 0x6000UL /* TX MAC Software Reset Command*/ #define MAC_RXRST 0x6004UL /* RX MAC Software Reset Command*/ #define MAC_SNDPAUSE 0x6008UL /* Send Pause Command Register */ #define MAC_TXSTAT 0x6010UL /* TX MAC Status Register */ #define MAC_RXSTAT 0x6014UL /* RX MAC Status Register */ #define MAC_CSTAT 0x6018UL /* MAC Control Status Register */ #define MAC_TXMASK 0x6020UL /* TX MAC Mask Register */ #define MAC_RXMASK 0x6024UL /* RX MAC Mask Register */ #define MAC_MCMASK 0x6028UL /* MAC Control Mask Register */ #define MAC_TXCFG 0x6030UL /* TX MAC Configuration Register*/ #define MAC_RXCFG 0x6034UL /* RX MAC Configuration Register*/ #define MAC_MCCFG 0x6038UL /* MAC Control Config Register */ #define MAC_XIFCFG 0x603CUL /* XIF Configuration Register */ #define MAC_IPG0 0x6040UL /* InterPacketGap0 Register */ #define MAC_IPG1 0x6044UL /* InterPacketGap1 Register */ #define MAC_IPG2 0x6048UL /* InterPacketGap2 Register */ #define MAC_STIME 0x604CUL /* SlotTime Register */ #define MAC_MINFSZ 0x6050UL /* MinFrameSize Register */ #define MAC_MAXFSZ 0x6054UL /* MaxFrameSize Register */ #define MAC_PASIZE 0x6058UL /* PA Size Register */ #define MAC_JAMSIZE 0x605CUL /* JamSize Register */ #define MAC_ATTLIM 0x6060UL /* Attempt Limit Register */ #define MAC_MCTYPE 0x6064UL /* MAC Control Type Register */ #define MAC_ADDR0 0x6080UL /* MAC Address 0 Register */ #define MAC_ADDR1 0x6084UL /* MAC Address 1 Register */ #define MAC_ADDR2 0x6088UL /* MAC Address 2 Register */ #define MAC_ADDR3 0x608CUL /* MAC Address 3 Register */ #define MAC_ADDR4 0x6090UL /* MAC Address 4 Register */ #define MAC_ADDR5 0x6094UL /* MAC Address 5 Register */ #define MAC_ADDR6 0x6098UL /* MAC Address 6 Register */ #define MAC_ADDR7 0x609CUL /* MAC Address 7 Register */ #define MAC_ADDR8 0x60A0UL /* MAC Address 8 Register */ #define MAC_AFILT0 0x60A4UL /* Address Filter 0 Register */ #define MAC_AFILT1 0x60A8UL /* Address Filter 1 Register */ #define MAC_AFILT2 0x60ACUL /* Address Filter 2 Register */ #define MAC_AF21MSK 0x60B0UL /* Address Filter 2&1 Mask Reg */ #define MAC_AF0MSK 0x60B4UL /* Address Filter 0 Mask Reg */ #define MAC_HASH0 0x60C0UL /* Hash Table 0 Register */ #define MAC_HASH1 0x60C4UL /* Hash Table 1 Register */ #define MAC_HASH2 0x60C8UL /* Hash Table 2 Register */ #define MAC_HASH3 0x60CCUL /* Hash Table 3 Register */ #define MAC_HASH4 0x60D0UL /* Hash Table 4 Register */ #define MAC_HASH5 0x60D4UL /* Hash Table 5 Register */ #define MAC_HASH6 0x60D8UL /* Hash Table 6 Register */ #define MAC_HASH7 0x60DCUL /* Hash Table 7 Register */ #define MAC_HASH8 0x60E0UL /* Hash Table 8 Register */ #define MAC_HASH9 0x60E4UL /* Hash Table 9 Register */ #define MAC_HASH10 0x60E8UL /* Hash Table 10 Register */ #define MAC_HASH11 0x60ECUL /* Hash Table 11 Register */ #define MAC_HASH12 0x60F0UL /* Hash Table 12 Register */ #define MAC_HASH13 0x60F4UL /* Hash Table 13 Register */ #define MAC_HASH14 0x60F8UL /* Hash Table 14 Register */ #define MAC_HASH15 0x60FCUL /* Hash Table 15 Register */ #define MAC_NCOLL 0x6100UL /* Normal Collision Counter */ #define MAC_FASUCC 0x6104UL /* First Attmpt. Succ Coll Ctr. */ #define MAC_ECOLL 0x6108UL /* Excessive Collision Counter */ #define MAC_LCOLL 0x610CUL /* Late Collision Counter */ #define MAC_DTIMER 0x6110UL /* Defer Timer */ #define MAC_PATMPS 0x6114UL /* Peak Attempts Register */ #define MAC_RFCTR 0x6118UL /* Receive Frame Counter */ #define MAC_LERR 0x611CUL /* Length Error Counter */ #define MAC_AERR 0x6120UL /* Alignment Error Counter */ #define MAC_FCSERR 0x6124UL /* FCS Error Counter */ #define MAC_RXCVERR 0x6128UL /* RX code Violation Error Ctr */ #define MAC_RANDSEED 0x6130UL /* Random Number Seed Register */ #define MAC_SMACHINE 0x6134UL /* State Machine Register */ /* TX MAC Software Reset Command. */ #define MAC_TXRST_CMD 0x00000001 /* Start sw reset, self-clears */ /* RX MAC Software Reset Command. */ #define MAC_RXRST_CMD 0x00000001 /* Start sw reset, self-clears */ /* Send Pause Command. */ #define MAC_SNDPAUSE_TS 0x0000ffff /* The pause_time operand used in * Send_Pause and flow-control * handshakes. */ #define MAC_SNDPAUSE_SP 0x00010000 /* Setting this bit instructs the MAC * to send a Pause Flow Control * frame onto the network. */ /* TX MAC Status Register. */ #define MAC_TXSTAT_XMIT 0x00000001 /* Frame Transmitted */ #define MAC_TXSTAT_URUN 0x00000002 /* TX Underrun */ #define MAC_TXSTAT_MPE 0x00000004 /* Max Packet Size Error */ #define MAC_TXSTAT_NCE 0x00000008 /* Normal Collision Cntr Expire */ #define MAC_TXSTAT_ECE 0x00000010 /* Excess Collision Cntr Expire */ #define MAC_TXSTAT_LCE 0x00000020 /* Late Collision Cntr Expire */ #define MAC_TXSTAT_FCE 0x00000040 /* First Collision Cntr Expire */ #define MAC_TXSTAT_DTE 0x00000080 /* Defer Timer Expire */ #define MAC_TXSTAT_PCE 0x00000100 /* Peak Attempts Cntr Expire */ /* RX MAC Status Register. */ #define MAC_RXSTAT_RCV 0x00000001 /* Frame Received */ #define MAC_RXSTAT_OFLW 0x00000002 /* Receive Overflow */ #define MAC_RXSTAT_FCE 0x00000004 /* Frame Cntr Expire */ #define MAC_RXSTAT_ACE 0x00000008 /* Align Error Cntr Expire */ #define MAC_RXSTAT_CCE 0x00000010 /* CRC Error Cntr Expire */ #define MAC_RXSTAT_LCE 0x00000020 /* Length Error Cntr Expire */ #define MAC_RXSTAT_VCE 0x00000040 /* Code Violation Cntr Expire */ /* MAC Control Status Register. */ #define MAC_CSTAT_PRCV 0x00000001 /* Pause Received */ #define MAC_CSTAT_PS 0x00000002 /* Paused State */ #define MAC_CSTAT_NPS 0x00000004 /* Not Paused State */ #define MAC_CSTAT_PTR 0xffff0000 /* Pause Time Received */ /* The layout of the MAC_{TX,RX,C}MASK registers is identical to that * of MAC_{TX,RX,C}STAT. Bits set in MAC_{TX,RX,C}MASK will prevent * that interrupt type from being signalled to front end of GEM. For * the interrupt to actually get sent to the cpu, it is necessary to * properly set the appropriate GREG_IMASK_{TX,RX,}MAC bits as well. */ /* TX MAC Configuration Register. * * NOTE: The TX MAC Enable bit must be cleared and polled until * zero before any other bits in this register are changed. * * Also, enabling the Carrier Extension feature of GEM is * a 3 step process 1) Set TX Carrier Extension 2) Set * RX Carrier Extension 3) Set Slot Time to 0x200. This * mode must be enabled when in half-duplex at 1Gbps, else * it must be disabled. */ #define MAC_TXCFG_ENAB 0x00000001 /* TX MAC Enable */ #define MAC_TXCFG_ICS 0x00000002 /* Ignore Carrier Sense */ #define MAC_TXCFG_ICOLL 0x00000004 /* Ignore Collisions */ #define MAC_TXCFG_EIPG0 0x00000008 /* Enable IPG0 */ #define MAC_TXCFG_NGU 0x00000010 /* Never Give Up */ #define MAC_TXCFG_NGUL 0x00000020 /* Never Give Up Limit */ #define MAC_TXCFG_NBO 0x00000040 /* No Backoff */ #define MAC_TXCFG_SD 0x00000080 /* Slow Down */ #define MAC_TXCFG_NFCS 0x00000100 /* No FCS */ #define MAC_TXCFG_TCE 0x00000200 /* TX Carrier Extension */ /* RX MAC Configuration Register. * * NOTE: The RX MAC Enable bit must be cleared and polled until * zero before any other bits in this register are changed. * * Similar rules apply to the Hash Filter Enable bit when * programming the hash table registers, and the Address Filter * Enable bit when programming the address filter registers. */ #define MAC_RXCFG_ENAB 0x00000001 /* RX MAC Enable */ #define MAC_RXCFG_SPAD 0x00000002 /* Strip Pad */ #define MAC_RXCFG_SFCS 0x00000004 /* Strip FCS */ #define MAC_RXCFG_PROM 0x00000008 /* Promiscuous Mode */ #define MAC_RXCFG_PGRP 0x00000010 /* Promiscuous Group */ #define MAC_RXCFG_HFE 0x00000020 /* Hash Filter Enable */ #define MAC_RXCFG_AFE 0x00000040 /* Address Filter Enable */ #define MAC_RXCFG_DDE 0x00000080 /* Disable Discard on Error */ #define MAC_RXCFG_RCE 0x00000100 /* RX Carrier Extension */ /* MAC Control Config Register. */ #define MAC_MCCFG_SPE 0x00000001 /* Send Pause Enable */ #define MAC_MCCFG_RPE 0x00000002 /* Receive Pause Enable */ #define MAC_MCCFG_PMC 0x00000004 /* Pass MAC Control */ /* XIF Configuration Register. * * NOTE: When leaving or entering loopback mode, a global hardware * init of GEM should be performed. */ #define MAC_XIFCFG_OE 0x00000001 /* MII TX Output Driver Enable */ #define MAC_XIFCFG_LBCK 0x00000002 /* Loopback TX to RX */ #define MAC_XIFCFG_DISE 0x00000004 /* Disable RX path during TX */ #define MAC_XIFCFG_GMII 0x00000008 /* Use GMII clocks + datapath */ #define MAC_XIFCFG_MBOE 0x00000010 /* Controls MII_BUF_EN pin */ #define MAC_XIFCFG_LLED 0x00000020 /* Force LINKLED# active (low) */ #define MAC_XIFCFG_FLED 0x00000040 /* Force FDPLXLED# active (low) */ /* InterPacketGap0 Register. This 8-bit value is used as an extension * to the InterPacketGap1 Register. Specifically it contributes to the * timing of the RX-to-TX IPG. This value is ignored and presumed to * be zero for TX-to-TX IPG calculations and/or when the Enable IPG0 bit * is cleared in the TX MAC Configuration Register. * * This value in this register in terms of media byte time. * * Recommended value: 0x00 */ /* InterPacketGap1 Register. This 8-bit value defines the first 2/3 * portion of the Inter Packet Gap. * * This value in this register in terms of media byte time. * * Recommended value: 0x08 */ /* InterPacketGap2 Register. This 8-bit value defines the second 1/3 * portion of the Inter Packet Gap. * * This value in this register in terms of media byte time. * * Recommended value: 0x04 */ /* Slot Time Register. This 10-bit value specifies the slot time * parameter in units of media byte time. It determines the physical * span of the network. * * Recommended value: 0x40 */ /* Minimum Frame Size Register. This 10-bit register specifies the * smallest sized frame the TXMAC will send onto the medium, and the * RXMAC will receive from the medium. * * Recommended value: 0x40 */ /* Maximum Frame and Burst Size Register. * * This register specifies two things. First it specifies the maximum * sized frame the TXMAC will send and the RXMAC will recognize as * valid. Second, it specifies the maximum run length of a burst of * packets sent in half-duplex gigabit modes. * * Recommended value: 0x200005ee */ #define MAC_MAXFSZ_MFS 0x00007fff /* Max Frame Size */ #define MAC_MAXFSZ_MBS 0x7fff0000 /* Max Burst Size */ /* PA Size Register. This 10-bit register specifies the number of preamble * bytes which will be transmitted at the beginning of each frame. A * value of two or greater should be programmed here. * * Recommended value: 0x07 */ /* Jam Size Register. This 4-bit register specifies the duration of * the jam in units of media byte time. * * Recommended value: 0x04


context:
space:
mode: