aboutsummaryrefslogtreecommitdiffstats
path: root/include/linux/pinctrl
diff options
context:
space:
mode:
Diffstat (limited to 'include/linux/pinctrl')
-rw-r--r--include/linux/pinctrl/pinctrl.h2
-rw-r--r--include/linux/pinctrl/pinmux.h2
2 files changed, 3 insertions, 1 deletions
diff --git a/include/linux/pinctrl/pinctrl.h b/include/linux/pinctrl/pinctrl.h
index 04c011038f32..f17fac4b51f1 100644
--- a/include/linux/pinctrl/pinctrl.h
+++ b/include/linux/pinctrl/pinctrl.h
@@ -45,6 +45,7 @@ struct pinctrl_pin_desc {
45 * @name: a name for the chip in this range 45 * @name: a name for the chip in this range
46 * @id: an ID number for the chip in this range 46 * @id: an ID number for the chip in this range
47 * @base: base offset of the GPIO range 47 * @base: base offset of the GPIO range
48 * @pin_base: base pin number of the GPIO range
48 * @npins: number of pins in the GPIO range, including the base number 49 * @npins: number of pins in the GPIO range, including the base number
49 * @gc: an optional pointer to a gpio_chip 50 * @gc: an optional pointer to a gpio_chip
50 */ 51 */
@@ -53,6 +54,7 @@ struct pinctrl_gpio_range {
53 const char *name; 54 const char *name;
54 unsigned int id; 55 unsigned int id;
55 unsigned int base; 56 unsigned int base;
57 unsigned int pin_base;
56 unsigned int npins; 58 unsigned int npins;
57 struct gpio_chip *gc; 59 struct gpio_chip *gc;
58}; 60};
diff --git a/include/linux/pinctrl/pinmux.h b/include/linux/pinctrl/pinmux.h
index 350e32a98c6a..bb7a9792f1ea 100644
--- a/include/linux/pinctrl/pinmux.h
+++ b/include/linux/pinctrl/pinmux.h
@@ -52,7 +52,7 @@ struct pinctrl_dev;
52 * @disable: disable a certain muxing selector with a certain pin group 52 * @disable: disable a certain muxing selector with a certain pin group
53 * @gpio_request_enable: requests and enables GPIO on a certain pin. 53 * @gpio_request_enable: requests and enables GPIO on a certain pin.
54 * Implement this only if you can mux every pin individually as GPIO. The 54 * Implement this only if you can mux every pin individually as GPIO. The
55 * affected GPIO range is passed along with an offset into that 55 * affected GPIO range is passed along with an offset(pin number) into that
56 * specific GPIO range - function selectors and pin groups are orthogonal 56 * specific GPIO range - function selectors and pin groups are orthogonal
57 * to this, the core will however make sure the pins do not collide 57 * to this, the core will however make sure the pins do not collide
58 */ 58 */