litmus-rt.git - The LITMUS^RT kernel.

diff options

Diffstat (limited to 'include/linux/input/sparse-keymap.h')

0 files changed, 0 insertions, 0 deletions

32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176

201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784

791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463

/* * Copyright (c) 2004-2008 Chelsio, Inc. All rights reserved. * * This software is available to you under a choice of one of two * licenses. You may choose to be licensed under the terms of the GNU * General Public License (GPL) Version 2, available from the file * COPYING in the main directory of this source tree, or the * OpenIB.org BSD license below: * * Redistribution and use in source and binary forms, with or * without modification, are permitted provided that the following * conditions are met: * * - Redistributions of source code must retain the above * copyright notice, this list of conditions and the following * disclaimer. * * - Redistributions in binary form must reproduce the above * copyright notice, this list of conditions and the following * disclaimer in the documentation and/or other materials * provided with the distribution. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE * SOFTWARE. */ #ifndef T3_CPL_H #define T3_CPL_H #if !defined(__LITTLE_ENDIAN_BITFIELD) && !defined(__BIG_ENDIAN_BITFIELD) # include <asm/byteorder.h> #endif enum CPL_opcode { CPL_PASS_OPEN_REQ = 0x1, CPL_PASS_ACCEPT_RPL = 0x2, CPL_ACT_OPEN_REQ = 0x3, CPL_SET_TCB = 0x4, CPL_SET_TCB_FIELD = 0x5, CPL_GET_TCB = 0x6, CPL_PCMD = 0x7, CPL_CLOSE_CON_REQ = 0x8, CPL_CLOSE_LISTSRV_REQ = 0x9, CPL_ABORT_REQ = 0xA, CPL_ABORT_RPL = 0xB, CPL_TX_DATA = 0xC, CPL_RX_DATA_ACK = 0xD, CPL_TX_PKT = 0xE, CPL_RTE_DELETE_REQ = 0xF, CPL_RTE_WRITE_REQ = 0x10, CPL_RTE_READ_REQ = 0x11, CPL_L2T_WRITE_REQ = 0x12, CPL_L2T_READ_REQ = 0x13, CPL_SMT_WRITE_REQ = 0x14, CPL_SMT_READ_REQ = 0x15, CPL_TX_PKT_LSO = 0x16, CPL_PCMD_READ = 0x17, CPL_BARRIER = 0x18, CPL_TID_RELEASE = 0x1A, CPL_CLOSE_LISTSRV_RPL = 0x20, CPL_ERROR = 0x21, CPL_GET_TCB_RPL = 0x22, CPL_L2T_WRITE_RPL = 0x23, CPL_PCMD_READ_RPL = 0x24, CPL_PCMD_RPL = 0x25, CPL_PEER_CLOSE = 0x26, CPL_RTE_DELETE_RPL = 0x27, CPL_RTE_WRITE_RPL = 0x28, CPL_RX_DDP_COMPLETE = 0x29, CPL_RX_PHYS_ADDR = 0x2A, CPL_RX_PKT = 0x2B, CPL_RX_URG_NOTIFY = 0x2C, CPL_SET_TCB_RPL = 0x2D, CPL_SMT_WRITE_RPL = 0x2E, CPL_TX_DATA_ACK = 0x2F, CPL_ABORT_REQ_RSS = 0x30, CPL_ABORT_RPL_RSS = 0x31, CPL_CLOSE_CON_RPL = 0x32, CPL_ISCSI_HDR = 0x33, CPL_L2T_READ_RPL = 0x34, CPL_RDMA_CQE = 0x35, CPL_RDMA_CQE_READ_RSP = 0x36, CPL_RDMA_CQE_ERR = 0x37, CPL_RTE_READ_RPL = 0x38, CPL_RX_DATA = 0x39, CPL_ACT_OPEN_RPL = 0x40, CPL_PASS_OPEN_RPL = 0x41, CPL_RX_DATA_DDP = 0x42, CPL_SMT_READ_RPL = 0x43, CPL_ACT_ESTABLISH = 0x50, CPL_PASS_ESTABLISH = 0x51, CPL_PASS_ACCEPT_REQ = 0x70, CPL_ASYNC_NOTIF = 0x80, /* fake opcode for async notifications */ CPL_TX_DMA_ACK = 0xA0, CPL_RDMA_READ_REQ = 0xA1, CPL_RDMA_TERMINATE = 0xA2, CPL_TRACE_PKT = 0xA3, CPL_RDMA_EC_STATUS = 0xA5, NUM_CPL_CMDS /* must be last and previous entries must be sorted */ }; enum CPL_error { CPL_ERR_NONE = 0, CPL_ERR_TCAM_PARITY = 1, CPL_ERR_TCAM_FULL = 3, CPL_ERR_CONN_RESET = 20, CPL_ERR_CONN_EXIST = 22, CPL_ERR_ARP_MISS = 23, CPL_ERR_BAD_SYN = 24, CPL_ERR_CONN_TIMEDOUT = 30, CPL_ERR_XMIT_TIMEDOUT = 31, CPL_ERR_PERSIST_TIMEDOUT = 32, CPL_ERR_FINWAIT2_TIMEDOUT = 33, CPL_ERR_KEEPALIVE_TIMEDOUT = 34, CPL_ERR_RTX_NEG_ADVICE = 35, CPL_ERR_PERSIST_NEG_ADVICE = 36, CPL_ERR_ABORT_FAILED = 42, CPL_ERR_GENERAL = 99 }; enum { CPL_CONN_POLICY_AUTO = 0, CPL_CONN_POLICY_ASK = 1, CPL_CONN_POLICY_DENY = 3 }; enum { ULP_MODE_NONE = 0, ULP_MODE_ISCSI = 2, ULP_MODE_RDMA = 4, ULP_MODE_TCPDDP = 5 }; enum { ULP_CRC_HEADER = 1 << 0, ULP_CRC_DATA = 1 << 1 }; enum { CPL_PASS_OPEN_ACCEPT, CPL_PASS_OPEN_REJECT }; enum { CPL_ABORT_SEND_RST = 0, CPL_ABORT_NO_RST, CPL_ABORT_POST_CLOSE_REQ = 2 }; enum { /* TX_PKT_LSO ethernet types */ CPL_ETH_II, CPL_ETH_II_VLAN, CPL_ETH_802_3, CPL_ETH_802_3_VLAN }; enum { /* TCP congestion control algorithms */ CONG_ALG_RENO, CONG_ALG_TAHOE, CONG_ALG_NEWRENO, CONG_ALG_HIGHSPEED }; enum { /* RSS hash type */ RSS_HASH_NONE = 0, RSS_HASH_2_TUPLE = 1, RSS_HASH_4_TUPLE = 2, RSS_HASH_TCPV6 = 3 }; union opcode_tid { __be32 opcode_tid; __u8 opcode; }; #define S_OPCODE 24 #define V_OPCODE(x) ((x) << S_OPCODE) #define G_OPCODE(x) (((x) >> S_OPCODE) & 0xFF) #define G_TID(x) ((x) & 0xFFFFFF) #define S_QNUM 0 #define G_QNUM(x) (((x) >> S_QNUM) & 0xFFFF) #define S_HASHTYPE 22 #define M_HASHTYPE 0x3 #define G_HASHTYPE(x) (((x) >> S_HASHTYPE) & M_HASHTYPE) /* tid is assumed to be 24-bits */ #define MK_OPCODE_TID(opcode, tid) (V_OPCODE(opcode) | (tid)) #define OPCODE_TID(cmd) ((cmd)->ot.opcode_tid) /* extract the TID from a CPL command */ #define GET_TID(cmd) (G_TID(ntohl(OPCODE_TID(cmd)))) struct tcp_options { __be16 mss; __u8 wsf; #if defined(__LITTLE_ENDIAN_BITFIELD) __u8:5; __u8 ecn:1; __u8 sack:1; __u8 tstamp:1; #else __u8 tstamp:1; __u8 sack:1; __u8 ecn:1; __u8:5; #endif }; struct rss_header { __u8 opcode; #if defined(__LITTLE_ENDIAN_BITFIELD) __u8 cpu_idx:6; __u8 hash_type:2; #else __u8 hash_type:2; __u8 cpu_idx:6; #endif __be16 cq_idx; __be32 rss_hash_val; }; #ifndef CHELSIO_FW struct work_request_hdr { __be32 wr_hi; __be32 wr_lo; }; /* wr_hi fields */ #define S_WR_SGE_CREDITS 0 #define M_WR_SGE_CREDITS 0xFF #define V_WR_SGE_CREDITS(x) ((x) << S_WR_SGE_CREDITS) #define G_WR_SGE_CREDITS(x) (((x) >> S_WR_SGE_CREDITS) & M_WR_SGE_CREDITS) #define S_WR_SGLSFLT 8 #define M_WR_SGLSFLT 0xFF #define V_WR_SGLSFLT(x) ((x) << S_WR_SGLSFLT) #define G_WR_SGLSFLT(x) (((x) >> S_WR_SGLSFLT) & M_WR_SGLSFLT) #define S_WR_BCNTLFLT 16 #define M_WR_BCNTLFLT 0xF #define V_WR_BCNTLFLT(x) ((x) << S_WR_BCNTLFLT) #define G_WR_BCNTLFLT(x) (((x) >> S_WR_BCNTLFLT) & M_WR_BCNTLFLT) #define S_WR_DATATYPE 20 #define V_WR_DATATYPE(x) ((x) << S_WR_DATATYPE) #define F_WR_DATATYPE V_WR_DATATYPE(1U) #define S_WR_COMPL 21 #define V_WR_COMPL(x) ((x) << S_WR_COMPL) #define F_WR_COMPL V_WR_COMPL(1U) #define S_WR_EOP 22 #define V_WR_EOP(x) ((x) << S_WR_EOP) #define F_WR_EOP V_WR_EOP(1U) #define S_WR_SOP 23 #define V_WR_SOP(x) ((x) << S_WR_SOP) #define F_WR_SOP V_WR_SOP(1U) #define S_WR_OP 24 #define M_WR_OP 0xFF #define V_WR_OP(x) ((x) << S_WR_OP) #define G_WR_OP(x) (((x) >> S_WR_OP) & M_WR_OP) /* wr_lo fields */ #define S_WR_LEN 0 #define M_WR_LEN 0xFF #define V_WR_LEN(x) ((x) << S_WR_LEN) #define G_WR_LEN(x) (((x) >> S_WR_LEN) & M_WR_LEN) #define S_WR_TID 8 #define M_WR_TID 0xFFFFF #define V_WR_TID(x) ((x) << S_WR_TID) #define G_WR_TID(x) (((x) >> S_WR_TID) & M_WR_TID) #define S_WR_CR_FLUSH 30 #define V_WR_CR_FLUSH(x) ((x) << S_WR_CR_FLUSH) #define F_WR_CR_FLUSH V_WR_CR_FLUSH(1U) #define S_WR_GEN 31 #define V_WR_GEN(x) ((x) << S_WR_GEN) #define F_WR_GEN V_WR_GEN(1U) # define WR_HDR struct work_request_hdr wr # define RSS_HDR #else # define WR_HDR # define RSS_HDR struct rss_header rss_hdr; #endif /* option 0 lower-half fields */ #define S_CPL_STATUS 0 #define M_CPL_STATUS 0xFF #define V_CPL_STATUS(x) ((x) << S_CPL_STATUS) #define G_CPL_STATUS(x) (((x) >> S_CPL_STATUS) & M_CPL_STATUS) #define S_INJECT_TIMER 6 #define V_INJECT_TIMER(x) ((x) << S_INJECT_TIMER) #define F_INJECT_TIMER V_INJECT_TIMER(1U) #define S_NO_OFFLOAD 7 #define V_NO_OFFLOAD(x) ((x) << S_NO_OFFLOAD) #define F_NO_OFFLOAD V_NO_OFFLOAD(1U) #define S_ULP_MODE 8 #define M_ULP_MODE 0xF #define V_ULP_MODE(x) ((x) << S_ULP_MODE) #define G_ULP_MODE(x) (((x) >> S_ULP_MODE) & M_ULP_MODE) #define S_RCV_BUFSIZ 12 #define M_RCV_BUFSIZ 0x3FFF #define V_RCV_BUFSIZ(x) ((x) << S_RCV_BUFSIZ) #define G_RCV_BUFSIZ(x) (((x) >> S_RCV_BUFSIZ) & M_RCV_BUFSIZ) #define S_TOS 26 #define M_TOS 0x3F #define V_TOS(x) ((x) << S_TOS) #define G_TOS(x) (((x) >> S_TOS) & M_TOS) /* option 0 upper-half fields */ #define S_DELACK 0 #define V_DELACK(x) ((x) << S_DELACK) #define F_DELACK V_DELACK(1U) #define S_NO_CONG 1 #define V_NO_CONG(x) ((x) << S_NO_CONG) #define F_NO_CONG V_NO_CONG(1U) #define S_SRC_MAC_SEL 2 #define M_SRC_MAC_SEL 0x3 #define V_SRC_MAC_SEL(x) ((x) << S_SRC_MAC_SEL) #define G_SRC_MAC_SEL(x) (((x) >> S_SRC_MAC_SEL) & M_SRC_MAC_SEL) #define S_L2T_IDX 4 #define M_L2T_IDX 0x7FF #define V_L2T_IDX(x) ((x) << S_L2T_IDX) #define G_L2T_IDX(x) (((x) >> S_L2T_IDX) & M_L2T_IDX) #define S_TX_CHANNEL 15 #define V_TX_CHANNEL(x) ((x) << S_TX_CHANNEL) #define F_TX_CHANNEL V_TX_CHANNEL(1U) #define S_TCAM_BYPASS 16 #define V_TCAM_BYPASS(x) ((x) << S_TCAM_BYPASS) #define F_TCAM_BYPASS V_TCAM_BYPASS(1U) #define S_NAGLE 17 #define V_NAGLE(x) ((x) << S_NAGLE) #define F_NAGLE V_NAGLE(1U) #define S_WND_SCALE 18 #define M_WND_SCALE 0xF #define V_WND_SCALE(x) ((x) << S_WND_SCALE) #define G_WND_SCALE(x) (((x) >> S_WND_SCALE) & M_WND_SCALE) #define S_KEEP_ALIVE 22 #define V_KEEP_ALIVE(x) ((x) << S_KEEP_ALIVE) #define F_KEEP_ALIVE V_KEEP_ALIVE(1U) #define S_MAX_RETRANS 23 #define M_MAX_RETRANS 0xF #define V_MAX_RETRANS(x) ((x) << S_MAX_RETRANS) #define G_MAX_RETRANS(x) (((x) >> S_MAX_RETRANS) & M_MAX_RETRANS) #define S_MAX_RETRANS_OVERRIDE 27 #define V_MAX_RETRANS_OVERRIDE(x) ((x) << S_MAX_RETRANS_OVERRIDE) #define F_MAX_RETRANS_OVERRIDE V_MAX_RETRANS_OVERRIDE(1U) #define S_MSS_IDX 28 #define M_MSS_IDX 0xF #define V_MSS_IDX(x) ((x) << S_MSS_IDX) #define G_MSS_IDX(x) (((x) >> S_MSS_IDX) & M_MSS_IDX) /* option 1 fields */ #define S_RSS_ENABLE 0 #define V_RSS_ENABLE(x) ((x) << S_RSS_ENABLE) #define F_RSS_ENABLE V_RSS_ENABLE(1U) #define S_RSS_MASK_LEN 1 #define M_RSS_MASK_LEN 0x7 #define V_RSS_MASK_LEN(x) ((x) << S_RSS_MASK_LEN) #define G_RSS_MASK_LEN(x) (((x) >> S_RSS_MASK_LEN) & M_RSS_MASK_LEN) #define S_CPU_IDX 4 #define M_CPU_IDX 0x3F #define V_CPU_IDX(x) ((x) << S_CPU_IDX) #define G_CPU_IDX(x) (((x) >> S_CPU_IDX) & M_CPU_IDX) #define S_MAC_MATCH_VALID 18 #define V_MAC_MATCH_VALID(x) ((x) << S_MAC_MATCH_VALID) #define F_MAC_MATCH_VALID V_MAC_MATCH_VALID(1U) #define S_CONN_POLICY 19 #define M_CONN_POLICY 0x3 #define V_CONN_POLICY(x) ((x) << S_CONN_POLICY) #define G_CONN_POLICY(x) (((x) >> S_CONN_POLICY) & M_CONN_POLICY) #define S_SYN_DEFENSE 21 #define V_SYN_DEFENSE(x) ((x) << S_SYN_DEFENSE) #define F_SYN_DEFENSE V_SYN_DEFENSE(1U) #define S_VLAN_PRI 22 #define M_VLAN_PRI 0x3 #define V_VLAN_PRI(x) ((x) << S_VLAN_PRI) #define G_VLAN_PRI(x) (((x) >> S_VLAN_PRI) & M_VLAN_PRI) #define S_VLAN_PRI_VALID 24 #define V_VLAN_PRI_VALID(x) ((x) << S_VLAN_PRI_VALID) #define F_VLAN_PRI_VALID V_VLAN_PRI_VALID(1U) #define S_PKT_TYPE 25 #define M_PKT_TYPE 0x3 #define V_PKT_TYPE(x) ((x) << S_PKT_TYPE) #define G_PKT_TYPE(x) (((x) >> S_PKT_TYPE) & M_PKT_TYPE) #define S_MAC_MATCH 27 #define M_MAC_MATCH 0x1F #define V_MAC_MATCH(x) ((x) << S_MAC_MATCH) #define G_MAC_MATCH(x) (((x) >> S_MAC_MATCH) & M_MAC_MATCH) /* option 2 fields */ #define S_CPU_INDEX 0 #define M_CPU_INDEX 0x7F #define V_CPU_INDEX(x) ((x) << S_CPU_INDEX) #define G_CPU_INDEX(x) (((x) >> S_CPU_INDEX) & M_CPU_INDEX) #define S_CPU_INDEX_VALID 7 #define V_CPU_INDEX_VALID(x) ((x) << S_CPU_INDEX_VALID) #define F_CPU_INDEX_VALID V_CPU_INDEX_VALID(1U) #define S_RX_COALESCE 8 #define M_RX_COALESCE 0x3 #define V_RX_COALESCE(x) ((x) << S_RX_COALESCE) #define G_RX_COALESCE(x) (((x) >> S_RX_COALESCE) & M_RX_COALESCE) #define S_RX_COALESCE_VALID 10 #define V_RX_COALESCE_VALID(x) ((x) << S_RX_COALESCE_VALID) #define F_RX_COALESCE_VALID V_RX_COALESCE_VALID(1U) #define S_CONG_CONTROL_FLAVOR 11 #define M_CONG_CONTROL_FLAVOR 0x3 #define V_CONG_CONTROL_FLAVOR(x) ((x) << S_CONG_CONTROL_FLAVOR) #define G_CONG_CONTROL_FLAVOR(x) (((x) >> S_CONG_CONTROL_FLAVOR) & M_CONG_CONTROL_FLAVOR) #define S_PACING_FLAVOR 13 #define M_PACING_FLAVOR 0x3 #define V_PACING_FLAVOR(x) ((x) << S_PACING_FLAVOR) #define G_PACING_FLAVOR(x) (((x) >> S_PACING_FLAVOR) & M_PACING_FLAVOR) #define S_FLAVORS_VALID 15 #define V_FLAVORS_VALID(x) ((x) << S_FLAVORS_VALID) #define F_FLAVORS_VALID V_FLAVORS_VALID(1U) #define S_RX_FC_DISABLE 16 #define V_RX_FC_DISABLE(x) ((x) << S_RX_FC_DISABLE) #define F_RX_FC_DISABLE V_RX_FC_DISABLE(1U) #define S_RX_FC_VALID 17 #define V_RX_FC_VALID(x) ((x) << S_RX_FC_VALID) #define F_RX_FC_VALID V_RX_FC_VALID(1U) struct cpl_pass_open_req { WR_HDR; union opcode_tid ot; __be16 local_port; __be16 peer_port; __be32 local_ip; __be32 peer_ip; __be32 opt0h; __be32 opt0l; __be32 peer_netmask; __be32 opt1; }; struct cpl_pass_open_rpl { RSS_HDR union opcode_tid ot; __be16 local_port; __be16 peer_port; __be32 local_ip; __be32 peer_ip; __u8 resvd[7]; __u8 status; }; struct cpl_pass_establish { RSS_HDR union opcode_tid ot; __be16 local_port; __be16 peer_port; __be32 local_ip; __be32 peer_ip; __be32 tos_tid; __be16 l2t_idx; __be16 tcp_opt; __be32 snd_isn; __be32 rcv_isn; }; /* cpl_pass_establish.tos_tid fields */ #define S_PASS_OPEN_TID 0 #define M_PASS_OPEN_TID 0xFFFFFF #define V_PASS_OPEN_TID(x) ((x) << S_PASS_OPEN_TID) #define G_PASS_OPEN_TID(x) (((x) >> S_PASS_OPEN_TID) & M_PASS_OPEN_TID) #define S_PASS_OPEN_TOS 24 #define M_PASS_OPEN_TOS 0xFF #define V_PASS_OPEN_TOS(x) ((x) << S_PASS_OPEN_TOS) #define G_PASS_OPEN_TOS(x) (((x) >> S_PASS_OPEN_TOS) & M_PASS_OPEN_TOS) /* cpl_pass_establish.l2t_idx fields */ #define S_L2T_IDX16 5 #define M_L2T_IDX16 0x7FF #define V_L2T_IDX16(x) ((x) << S_L2T_IDX16) #define G_L2T_IDX16(x) (((x) >> S_L2T_IDX16) & M_L2T_IDX16) /* cpl_pass_establish.tcp_opt fields (also applies act_open_establish) */ #define G_TCPOPT_WSCALE_OK(x) (((x) >> 5) & 1) #define G_TCPOPT_SACK(x) (((x) >> 6) & 1) #define G_TCPOPT_TSTAMP(x) (((x) >> 7) & 1) #define G_TCPOPT_SND_WSCALE(x) (((x) >> 8) & 0xf) #define G_TCPOPT_MSS(x) (((x) >> 12) & 0xf) struct cpl_pass_accept_req { RSS_HDR union opcode_tid ot; __be16 local_port; __be16 peer_port; __be32 local_ip; __be32 peer_ip; __be32 tos_tid; struct tcp_options tcp_options; __u8 dst_mac[6]; __be16 vlan_tag; __u8 src_mac[6]; #if defined(__LITTLE_ENDIAN_BITFIELD) __u8:3; __u8 addr_idx:3; __u8 port_idx:1; __u8 exact_match:1; #else __u8 exact_match:1; __u8 port_idx:1; __u8 addr_idx:3; __u8:3; #endif __u8 rsvd; __be32 rcv_isn; __be32 rsvd2; }; struct cpl_pass_accept_rpl { WR_HDR; union opcode_tid ot; __be32 opt2; __be32 rsvd; __be32 peer_ip; __be32 opt0h; __be32 opt0l_status; }; struct cpl_act_open_req { WR_HDR; union opcode_tid ot; __be16 local_port; __be16 peer_port; __be32 local_ip; __be32 peer_ip; __be32 opt0h; __be32 opt0l; __be32 params; __be32 opt2; }; /* cpl_act_open_req.params fields */ #define S_AOPEN_VLAN_PRI 9 #define M_AOPEN_VLAN_PRI 0x3 #define V_AOPEN_VLAN_PRI(x) ((x) << S_AOPEN_VLAN_PRI) #define G_AOPEN_VLAN_PRI(x) (((x) >> S_AOPEN_VLAN_PRI) & M_AOPEN_VLAN_PRI) #define S_AOPEN_VLAN_PRI_VALID 11 #define V_AOPEN_VLAN_PRI_VALID(x) ((x) << S_AOPEN_VLAN_PRI_VALID) #define F_AOPEN_VLAN_PRI_VALID V_AOPEN_VLAN_PRI_VALID(1U) #define S_AOPEN_PKT_TYPE 12 #define M_AOPEN_PKT_TYPE 0x3 #define V_AOPEN_PKT_TYPE(x) ((x) << S_AOPEN_PKT_TYPE) #define G_AOPEN_PKT_TYPE(x) (((x) >> S_AOPEN_PKT_TYPE) & M_AOPEN_PKT_TYPE) #define S_AOPEN_MAC_MATCH 14 #define M_AOPEN_MAC_MATCH 0x1F #define V_AOPEN_MAC_MATCH(x) ((x) << S_AOPEN_MAC_MATCH) #define G_AOPEN_MAC_MATCH(x) (((x) >> S_AOPEN_MAC_MATCH) & M_AOPEN_MAC_MATCH) #define S_AOPEN_MAC_MATCH_VALID 19 #define V_AOPEN_MAC_MATCH_VALID(x) ((x) << S_AOPEN_MAC_MATCH_VALID) #define F_AOPEN_MAC_MATCH_VALID V_AOPEN_MAC_MATCH_VALID(1U) #define S_AOPEN_IFF_VLAN 20 #define M_AOPEN_IFF_VLAN 0xFFF #define V_AOPEN_IFF_VLAN(x) ((x) << S_AOPEN_IFF_VLAN) #define G_AOPEN_IFF_VLAN(x) (((x) >> S_AOPEN_IFF_VLAN) & M_AOPEN_IFF_VLAN) struct cpl_act_open_rpl { RSS_HDR union opcode_tid ot; __be16 local_port; __be16 peer_port; __be32 local_ip; __be32 peer_ip; __be32 atid; __u8 rsvd[3]; __u8 status; }; struct cpl_act_establish { RSS_HDR union opcode_tid ot; __be16 local_port; __be16 peer_port; __be32 local_ip; __be32 peer_ip; __be32 tos_tid; __be16 l2t_idx; __be16 tcp_opt; __be32 snd_isn; __be32 rcv_isn; }; struct cpl_get_tcb { WR_HDR; union opcode_tid ot; __be16 cpuno; __be16 rsvd; }; struct cpl_get_tcb_rpl { RSS_HDR union opcode_tid ot; __u8 rsvd; __u8 status; __be16 len; }; struct cpl_set_tcb { WR_HDR; union opcode_tid ot; __u8 reply; __u8 cpu_idx; __be16 len; }; /* cpl_set_tcb.reply fields */ #define S_NO_REPLY 7 #define V_NO_REPLY(x) ((x) << S_NO_REPLY) #define F_NO_REPLY V_NO_REPLY(1U) struct cpl_set_tcb_field { WR_HDR; union opcode_tid ot; __u8 reply; __u8 cpu_idx; __be16 word; __be64 mask; __be64 val; }; struct cpl_set_tcb_rpl { RSS_HDR union opcode_tid ot; __u8 rsvd[3]; __u8 status; }; struct cpl_pcmd { WR_HDR; union opcode_tid ot; __u8 rsvd[3]; #if defined(__LITTLE_ENDIAN_BITFIELD) __u8 src:1; __u8 bundle:1; __u8 channel:1; __u8:5; #else __u8:5; __u8 channel:1; __u8 bundle:1; __u8 src:1; #endif __be32 pcmd_parm[2]; }; struct cpl_pcmd_reply { RSS_HDR union opcode_tid ot; __u8 status; __u8 rsvd; __be16 len; }; struct cpl_close_con_req { WR_HDR; union opcode_tid ot; __be32 rsvd; }; struct cpl_close_con_rpl { RSS_HDR union opcode_tid ot; __u8 rsvd[3]; __u8 status; __be32 snd_nxt; __be32 rcv_nxt; }; struct cpl_close_listserv_req { WR_HDR; union opcode_tid ot; __u8 rsvd0; __u8 cpu_idx; __be16 rsvd1; }; struct cpl_close_listserv_rpl { RSS_HDR union opcode_tid ot; __u8 rsvd[3]; __u8 status; }; struct cpl_abort_req_rss { RSS_HDR union opcode_tid ot; __be32 rsvd0; __u8 rsvd1; __u8 status; __u8 rsvd2[6]; }; struct cpl_abort_req { WR_HDR; union opcode_tid ot; __be32 rsvd0; __u8 rsvd1; __u8 cmd; __u8 rsvd2[6]; }; struct cpl_abort_rpl_rss { RSS_HDR union opcode_tid ot; __be32 rsvd0; __u8 rsvd1; __u8 status; __u8 rsvd2[6]; }; struct cpl_abort_rpl { WR_HDR; union opcode_tid ot; __be32 rsvd0; __u8 rsvd1; __u8 cmd; __u8 rsvd2[6]; }; struct cpl_peer_close { RSS_HDR union opcode_tid ot; __be32 rcv_nxt; }; struct tx_data_wr { __be32 wr_hi; __be32 wr_lo; __be32 len; __be32 flags; __be32 sndseq; __be32 param; }; /* tx_data_wr.flags fields */ #define S_TX_ACK_PAGES 21 #define M_TX_ACK_PAGES 0x7


context:
space:
mode: