1 files changed, 149 insertions, 0 deletions

diff --git a/drivers/video/fbdev/exynos/exynos_mipi_dsi_regs.h b/drivers/video/fbdev/exynos/exynos_mipi_dsi_regs.h
new file mode 100644
index 000000000000..4227106d3fd0
--- /dev/null
+++ b/drivers/video/fbdev/exynos/exynos_mipi_dsi_regs.h
@@ -0,0 +1,149 @@
+/* linux/driver/video/exynos/exynos_mipi_dsi_regs.h
+ *
+ * Register definition file for Samsung MIPI-DSIM driver
+ *
+ * Copyright (c) 2012 Samsung Electronics Co., Ltd
+ *
+ * InKi Dae <inki.dae@samsung.com>
+ * Donghwa Lee <dh09.lee@samsung.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+*/
+
+#ifndef _EXYNOS_MIPI_DSI_REGS_H
+#define _EXYNOS_MIPI_DSI_REGS_H
+
+#define EXYNOS_DSIM_STATUS              0x0     /* Status register */
+#define EXYNOS_DSIM_SWRST               0x4     /* Software reset register */
+#define EXYNOS_DSIM_CLKCTRL             0x8     /* Clock control register */
+#define EXYNOS_DSIM_TIMEOUT             0xc     /* Time out register */
+#define EXYNOS_DSIM_CONFIG              0x10    /* Configuration register */
+#define EXYNOS_DSIM_ESCMODE             0x14    /* Escape mode register */
+
+/* Main display image resolution register */
+#define EXYNOS_DSIM_MDRESOL             0x18
+#define EXYNOS_DSIM_MVPORCH             0x1c    /* Main display Vporch register */
+#define EXYNOS_DSIM_MHPORCH             0x20    /* Main display Hporch register */
+#define EXYNOS_DSIM_MSYNC               0x24    /* Main display sync area register */
+
+/* Sub display image resolution register */
+#define EXYNOS_DSIM_SDRESOL             0x28
+#define EXYNOS_DSIM_INTSRC              0x2c    /* Interrupt source register */
+#define EXYNOS_DSIM_INTMSK              0x30    /* Interrupt mask register */
+#define EXYNOS_DSIM_PKTHDR              0x34    /* Packet Header FIFO register */
+#define EXYNOS_DSIM_PAYLOAD             0x38    /* Payload FIFO register */
+#define EXYNOS_DSIM_RXFIFO              0x3c    /* Read FIFO register */
+#define EXYNOS_DSIM_FIFOTHLD            0x40    /* FIFO threshold level register */
+#define EXYNOS_DSIM_FIFOCTRL            0x44    /* FIFO status and control register */
+
+/* FIFO memory AC characteristic register */
+#define EXYNOS_DSIM_PLLCTRL             0x4c    /* PLL control register */
+#define EXYNOS_DSIM_PLLTMR              0x50    /* PLL timer register */
+#define EXYNOS_DSIM_PHYACCHR            0x54    /* D-PHY AC characteristic register */
+#define EXYNOS_DSIM_PHYACCHR1           0x58    /* D-PHY AC characteristic register1 */
+
+/* DSIM_STATUS */
+#define DSIM_STOP_STATE_DAT(x)          (((x) & 0xf) << 0)
+#define DSIM_STOP_STATE_CLK             (1 << 8)
+#define DSIM_TX_READY_HS_CLK            (1 << 10)
+
+/* DSIM_SWRST */
+#define DSIM_FUNCRST                    (1 << 16)
+#define DSIM_SWRST                      (1 << 0)
+
+/* EXYNOS_DSIM_TIMEOUT */
+#define DSIM_LPDR_TOUT_SHIFT(x)         ((x) << 0)
+#define DSIM_BTA_TOUT_SHIFT(x)          ((x) << 16)
+
+/* EXYNOS_DSIM_CLKCTRL */
+#define DSIM_LANE_ESC_CLKEN(x)          (((x) & 0x1f) << 19)
+#define DSIM_BYTE_CLKEN_SHIFT(x)        ((x) << 24)
+#define DSIM_BYTE_CLK_SRC_SHIFT(x)      ((x) << 25)
+#define DSIM_PLL_BYPASS_SHIFT(x)        ((x) << 27)
+#define DSIM_ESC_CLKEN_SHIFT(x)         ((x) << 28)
+#define DSIM_TX_REQUEST_HSCLK_SHIFT(x)  ((x) << 31)
+
+/* EXYNOS_DSIM_CONFIG */
+#define DSIM_LANE_ENx(x)                (((x) & 0x1f) << 0)
+#define DSIM_NUM_OF_DATALANE_SHIFT(x)   ((x) << 5)
+#define DSIM_HSA_MODE_SHIFT(x)          ((x) << 20)
+#define DSIM_HBP_MODE_SHIFT(x)          ((x) << 21)
+#define DSIM_HFP_MODE_SHIFT(x)          ((x) << 22)
+#define DSIM_HSE_MODE_SHIFT(x)          ((x) << 23)
+#define DSIM_AUTO_MODE_SHIFT(x)         ((x) << 24)
+#define DSIM_EOT_DISABLE(x)             ((x) << 28)
+#define DSIM_AUTO_FLUSH(x)              ((x) << 29)
+
+#define DSIM_NUM_OF_DATA_LANE(x)        ((x) << DSIM_NUM_OF_DATALANE_SHIFT)
+
+/* EXYNOS_DSIM_ESCMODE */
+#define DSIM_TX_LPDT_LP                 (1 << 6)
+#define DSIM_CMD_LPDT_LP                (1 << 7)
+#define DSIM_FORCE_STOP_STATE_SHIFT(x)  ((x) << 20)
+#define DSIM_STOP_STATE_CNT_SHIFT(x)    ((x) << 21)
+
+/* EXYNOS_DSIM_MDRESOL */
+#define DSIM_MAIN_STAND_BY              (1 << 31)
+#define DSIM_MAIN_VRESOL(x)             (((x) & 0x7ff) << 16)
+#define DSIM_MAIN_HRESOL(x)             (((x) & 0X7ff) << 0)
+
+/* EXYNOS_DSIM_MVPORCH */
+#define DSIM_CMD_ALLOW_SHIFT(x)         ((x) << 28)
+#define DSIM_STABLE_VFP_SHIFT(x)        ((x) << 16)
+#define DSIM_MAIN_VBP_SHIFT(x)          ((x) << 0)
+#define DSIM_CMD_ALLOW_MASK             (0xf << 28)
+#define DSIM_STABLE_VFP_MASK            (0x7ff << 16)
+#define DSIM_MAIN_VBP_MASK              (0x7ff << 0)
+
+/* EXYNOS_DSIM_MHPORCH */
+#define DSIM_MAIN_HFP_SHIFT(x)          ((x) << 16)
+#define DSIM_MAIN_HBP_SHIFT(x)          ((x) << 0)
+#define DSIM_MAIN_HFP_MASK              ((0xffff) << 16)
+#define DSIM_MAIN_HBP_MASK              ((0xffff) << 0)
+
+/* EXYNOS_DSIM_MSYNC */
+#define DSIM_MAIN_VSA_SHIFT(x)          ((x) << 22)
+#define DSIM_MAIN_HSA_SHIFT(x)          ((x) << 0)
+#define DSIM_MAIN_VSA_MASK              ((0x3ff) << 22)
+#define DSIM_MAIN_HSA_MASK              ((0xffff) << 0)
+
+/* EXYNOS_DSIM_SDRESOL */
+#define DSIM_SUB_STANDY_SHIFT(x)        ((x) << 31)
+#define DSIM_SUB_VRESOL_SHIFT(x)        ((x) << 16)
+#define DSIM_SUB_HRESOL_SHIFT(x)        ((x) << 0)
+#define DSIM_SUB_STANDY_MASK            ((0x1) << 31)
+#define DSIM_SUB_VRESOL_MASK            ((0x7ff) << 16)
+#define DSIM_SUB_HRESOL_MASK            ((0x7ff) << 0)
+
+/* EXYNOS_DSIM_INTSRC */
+#define INTSRC_PLL_STABLE               (1 << 31)
+#define INTSRC_SW_RST_RELEASE           (1 << 30)
+#define INTSRC_SFR_FIFO_EMPTY           (1 << 29)
+#define INTSRC_FRAME_DONE               (1 << 24)
+#define INTSRC_RX_DATA_DONE             (1 << 18)
+
+/* EXYNOS_DSIM_INTMSK */
+#define INTMSK_FIFO_EMPTY               (1 << 29)
+#define INTMSK_BTA                      (1 << 25)
+#define INTMSK_FRAME_DONE               (1 << 24)
+#define INTMSK_RX_TIMEOUT               (1 << 21)
+#define INTMSK_BTA_TIMEOUT              (1 << 20)
+#define INTMSK_RX_DONE                  (1 << 18)
+#define INTMSK_RX_TE                    (1 << 17)
+#define INTMSK_RX_ACK                   (1 << 16)
+#define INTMSK_RX_ECC_ERR               (1 << 15)
+#define INTMSK_RX_CRC_ERR               (1 << 14)
+
+/* EXYNOS_DSIM_FIFOCTRL */
+#define SFR_HEADER_EMPTY                (1 << 22)
+
+/* EXYNOS_DSIM_PHYACCHR */
+#define DSIM_AFC_CTL(x)                 (((x) & 0x7) << 5)
+
+/* EXYNOS_DSIM_PLLCTRL */
+#define DSIM_PLL_EN_SHIFT(x)            ((x) << 23)
+#define DSIM_FREQ_BAND_SHIFT(x)         ((x) << 24)
+
+#endif /* _EXYNOS_MIPI_DSI_REGS_H */