aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/wireless/rt2x00/rt61pci.c
diff options
context:
space:
mode:
Diffstat (limited to 'drivers/net/wireless/rt2x00/rt61pci.c')
-rw-r--r--drivers/net/wireless/rt2x00/rt61pci.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/drivers/net/wireless/rt2x00/rt61pci.c b/drivers/net/wireless/rt2x00/rt61pci.c
index 25b3c6e2a556..a8ec910e5475 100644
--- a/drivers/net/wireless/rt2x00/rt61pci.c
+++ b/drivers/net/wireless/rt2x00/rt61pci.c
@@ -1070,7 +1070,6 @@ static int rt61pci_init_queues(struct rt2x00_dev *rt2x00dev)
1070 rt2x00_set_field32(&reg, TX_DMA_DST_CSR_DEST_AC1, 2); 1070 rt2x00_set_field32(&reg, TX_DMA_DST_CSR_DEST_AC1, 2);
1071 rt2x00_set_field32(&reg, TX_DMA_DST_CSR_DEST_AC2, 2); 1071 rt2x00_set_field32(&reg, TX_DMA_DST_CSR_DEST_AC2, 2);
1072 rt2x00_set_field32(&reg, TX_DMA_DST_CSR_DEST_AC3, 2); 1072 rt2x00_set_field32(&reg, TX_DMA_DST_CSR_DEST_AC3, 2);
1073 rt2x00_set_field32(&reg, TX_DMA_DST_CSR_DEST_MGMT, 0);
1074 rt2x00pci_register_write(rt2x00dev, TX_DMA_DST_CSR, reg); 1073 rt2x00pci_register_write(rt2x00dev, TX_DMA_DST_CSR, reg);
1075 1074
1076 rt2x00pci_register_read(rt2x00dev, LOAD_TX_RING_CSR, &reg); 1075 rt2x00pci_register_read(rt2x00dev, LOAD_TX_RING_CSR, &reg);
@@ -1078,7 +1077,6 @@ static int rt61pci_init_queues(struct rt2x00_dev *rt2x00dev)
1078 rt2x00_set_field32(&reg, LOAD_TX_RING_CSR_LOAD_TXD_AC1, 1); 1077 rt2x00_set_field32(&reg, LOAD_TX_RING_CSR_LOAD_TXD_AC1, 1);
1079 rt2x00_set_field32(&reg, LOAD_TX_RING_CSR_LOAD_TXD_AC2, 1); 1078 rt2x00_set_field32(&reg, LOAD_TX_RING_CSR_LOAD_TXD_AC2, 1);
1080 rt2x00_set_field32(&reg, LOAD_TX_RING_CSR_LOAD_TXD_AC3, 1); 1079 rt2x00_set_field32(&reg, LOAD_TX_RING_CSR_LOAD_TXD_AC3, 1);
1081 rt2x00_set_field32(&reg, LOAD_TX_RING_CSR_LOAD_TXD_MGMT, 0);
1082 rt2x00pci_register_write(rt2x00dev, LOAD_TX_RING_CSR, reg); 1080 rt2x00pci_register_write(rt2x00dev, LOAD_TX_RING_CSR, reg);
1083 1081
1084 rt2x00pci_register_read(rt2x00dev, RX_CNTL_CSR, &reg); 1082 rt2x00pci_register_read(rt2x00dev, RX_CNTL_CSR, &reg);