diff options
Diffstat (limited to 'drivers/net/wireless/ath9k/reg.h')
-rw-r--r-- | drivers/net/wireless/ath9k/reg.h | 27 |
1 files changed, 25 insertions, 2 deletions
diff --git a/drivers/net/wireless/ath9k/reg.h b/drivers/net/wireless/ath9k/reg.h index 9fedb4911bc3..150eda56055a 100644 --- a/drivers/net/wireless/ath9k/reg.h +++ b/drivers/net/wireless/ath9k/reg.h | |||
@@ -875,12 +875,15 @@ enum { | |||
875 | 875 | ||
876 | #define AR_NUM_GPIO 14 | 876 | #define AR_NUM_GPIO 14 |
877 | #define AR928X_NUM_GPIO 10 | 877 | #define AR928X_NUM_GPIO 10 |
878 | #define AR9285_NUM_GPIO 12 | ||
878 | 879 | ||
879 | #define AR_GPIO_IN_OUT 0x4048 | 880 | #define AR_GPIO_IN_OUT 0x4048 |
880 | #define AR_GPIO_IN_VAL 0x0FFFC000 | 881 | #define AR_GPIO_IN_VAL 0x0FFFC000 |
881 | #define AR_GPIO_IN_VAL_S 14 | 882 | #define AR_GPIO_IN_VAL_S 14 |
882 | #define AR928X_GPIO_IN_VAL 0x000FFC00 | 883 | #define AR928X_GPIO_IN_VAL 0x000FFC00 |
883 | #define AR928X_GPIO_IN_VAL_S 10 | 884 | #define AR928X_GPIO_IN_VAL_S 10 |
885 | #define AR9285_GPIO_IN_VAL 0x00FFF000 | ||
886 | #define AR9285_GPIO_IN_VAL_S 12 | ||
884 | 887 | ||
885 | #define AR_GPIO_OE_OUT 0x404c | 888 | #define AR_GPIO_OE_OUT 0x404c |
886 | #define AR_GPIO_OE_OUT_DRV 0x3 | 889 | #define AR_GPIO_OE_OUT_DRV 0x3 |
@@ -894,14 +897,24 @@ enum { | |||
894 | #define AR_GPIO_INTR_POL_VAL_S 0 | 897 | #define AR_GPIO_INTR_POL_VAL_S 0 |
895 | 898 | ||
896 | #define AR_GPIO_INPUT_EN_VAL 0x4054 | 899 | #define AR_GPIO_INPUT_EN_VAL 0x4054 |
900 | #define AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_DEF 0x00000004 | ||
901 | #define AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_S 2 | ||
902 | #define AR_GPIO_INPUT_EN_VAL_BT_FREQUENCY_DEF 0x00000008 | ||
903 | #define AR_GPIO_INPUT_EN_VAL_BT_FREQUENCY_S 3 | ||
904 | #define AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_DEF 0x00000010 | ||
905 | #define AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_S 4 | ||
897 | #define AR_GPIO_INPUT_EN_VAL_RFSILENT_DEF 0x00000080 | 906 | #define AR_GPIO_INPUT_EN_VAL_RFSILENT_DEF 0x00000080 |
898 | #define AR_GPIO_INPUT_EN_VAL_RFSILENT_DEF_S 7 | 907 | #define AR_GPIO_INPUT_EN_VAL_RFSILENT_DEF_S 7 |
908 | #define AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_BB 0x00001000 | ||
909 | #define AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_BB_S 12 | ||
899 | #define AR_GPIO_INPUT_EN_VAL_RFSILENT_BB 0x00008000 | 910 | #define AR_GPIO_INPUT_EN_VAL_RFSILENT_BB 0x00008000 |
900 | #define AR_GPIO_INPUT_EN_VAL_RFSILENT_BB_S 15 | 911 | #define AR_GPIO_INPUT_EN_VAL_RFSILENT_BB_S 15 |
901 | #define AR_GPIO_RTC_RESET_OVERRIDE_ENABLE 0x00010000 | 912 | #define AR_GPIO_RTC_RESET_OVERRIDE_ENABLE 0x00010000 |
902 | #define AR_GPIO_JTAG_DISABLE 0x00020000 | 913 | #define AR_GPIO_JTAG_DISABLE 0x00020000 |
903 | 914 | ||
904 | #define AR_GPIO_INPUT_MUX1 0x4058 | 915 | #define AR_GPIO_INPUT_MUX1 0x4058 |
916 | #define AR_GPIO_INPUT_MUX1_BT_ACTIVE 0x000f0000 | ||
917 | #define AR_GPIO_INPUT_MUX1_BT_ACTIVE_S 16 | ||
905 | 918 | ||
906 | #define AR_GPIO_INPUT_MUX2 0x405c | 919 | #define AR_GPIO_INPUT_MUX2 0x405c |
907 | #define AR_GPIO_INPUT_MUX2_CLK25 0x0000000f | 920 | #define AR_GPIO_INPUT_MUX2_CLK25 0x0000000f |
@@ -940,7 +953,7 @@ enum { | |||
940 | 953 | ||
941 | #define AR_RTC_BASE 0x00020000 | 954 | #define AR_RTC_BASE 0x00020000 |
942 | #define AR_RTC_RC \ | 955 | #define AR_RTC_RC \ |
943 | (AR_SREV_9100(ah)) ? (AR_RTC_BASE + 0x0000) : 0x7000 | 956 | ((AR_SREV_9100(ah)) ? (AR_RTC_BASE + 0x0000) : 0x7000) |
944 | #define AR_RTC_RC_M 0x00000003 | 957 | #define AR_RTC_RC_M 0x00000003 |
945 | #define AR_RTC_RC_MAC_WARM 0x00000001 | 958 | #define AR_RTC_RC_MAC_WARM 0x00000001 |
946 | #define AR_RTC_RC_MAC_COLD 0x00000002 | 959 | #define AR_RTC_RC_MAC_COLD 0x00000002 |
@@ -948,7 +961,7 @@ enum { | |||
948 | #define AR_RTC_RC_WARM_RESET 0x00000008 | 961 | #define AR_RTC_RC_WARM_RESET 0x00000008 |
949 | 962 | ||
950 | #define AR_RTC_PLL_CONTROL \ | 963 | #define AR_RTC_PLL_CONTROL \ |
951 | (AR_SREV_9100(ah)) ? (AR_RTC_BASE + 0x0014) : 0x7014 | 964 | ((AR_SREV_9100(ah)) ? (AR_RTC_BASE + 0x0014) : 0x7014) |
952 | 965 | ||
953 | #define AR_RTC_PLL_DIV 0x0000001f | 966 | #define AR_RTC_PLL_DIV 0x0000001f |
954 | #define AR_RTC_PLL_DIV_S 0 | 967 | #define AR_RTC_PLL_DIV_S 0 |
@@ -1021,6 +1034,10 @@ enum { | |||
1021 | #define AR_AN_RF5G1_CH1_DB5 0x00380000 | 1034 | #define AR_AN_RF5G1_CH1_DB5 0x00380000 |
1022 | #define AR_AN_RF5G1_CH1_DB5_S 19 | 1035 | #define AR_AN_RF5G1_CH1_DB5_S 19 |
1023 | 1036 | ||
1037 | #define AR_AN_TOP1 0x7890 | ||
1038 | #define AR_AN_TOP1_DACIPMODE 0x00040000 | ||
1039 | #define AR_AN_TOP1_DACIPMODE_S 18 | ||
1040 | |||
1024 | #define AR_AN_TOP2 0x7894 | 1041 | #define AR_AN_TOP2 0x7894 |
1025 | #define AR_AN_TOP2_XPABIAS_LVL 0xC0000000 | 1042 | #define AR_AN_TOP2_XPABIAS_LVL 0xC0000000 |
1026 | #define AR_AN_TOP2_XPABIAS_LVL_S 30 | 1043 | #define AR_AN_TOP2_XPABIAS_LVL_S 30 |
@@ -1236,6 +1253,8 @@ enum { | |||
1236 | 1253 | ||
1237 | #define AR_AES_MUTE_MASK1 0x8060 | 1254 | #define AR_AES_MUTE_MASK1 0x8060 |
1238 | #define AR_AES_MUTE_MASK1_SEQ 0x0000FFFF | 1255 | #define AR_AES_MUTE_MASK1_SEQ 0x0000FFFF |
1256 | #define AR_AES_MUTE_MASK1_FC_MGMT 0xFFFF0000 | ||
1257 | #define AR_AES_MUTE_MASK1_FC_MGMT_S 16 | ||
1239 | 1258 | ||
1240 | #define AR_GATED_CLKS 0x8064 | 1259 | #define AR_GATED_CLKS 0x8064 |
1241 | #define AR_GATED_CLKS_TX 0x00000002 | 1260 | #define AR_GATED_CLKS_TX 0x00000002 |
@@ -1460,6 +1479,10 @@ enum { | |||
1460 | #define AR_PCU_TXBUF_CTRL_USABLE_SIZE 0x700 | 1479 | #define AR_PCU_TXBUF_CTRL_USABLE_SIZE 0x700 |
1461 | #define AR_9285_PCU_TXBUF_CTRL_USABLE_SIZE 0x380 | 1480 | #define AR_9285_PCU_TXBUF_CTRL_USABLE_SIZE 0x380 |
1462 | 1481 | ||
1482 | #define AR_PCU_MISC_MODE2 0x8344 | ||
1483 | #define AR_PCU_MISC_MODE2_MGMT_CRYPTO_ENABLE 0x00000002 | ||
1484 | #define AR_PCU_MISC_MODE2_NO_CRYPTO_FOR_NON_DATA_PKT 0x00000004 | ||
1485 | |||
1463 | #define AR_KEYTABLE_0 0x8800 | 1486 | #define AR_KEYTABLE_0 0x8800 |
1464 | #define AR_KEYTABLE(_n) (AR_KEYTABLE_0 + ((_n)*32)) | 1487 | #define AR_KEYTABLE(_n) (AR_KEYTABLE_0 + ((_n)*32)) |
1465 | #define AR_KEY_CACHE_SIZE 128 | 1488 | #define AR_KEY_CACHE_SIZE 128 |