aboutsummaryrefslogtreecommitdiffstats
path: root/arch/powerpc/boot/dts/mpc8360emds.dts
diff options
context:
space:
mode:
Diffstat (limited to 'arch/powerpc/boot/dts/mpc8360emds.dts')
-rw-r--r--arch/powerpc/boot/dts/mpc8360emds.dts123
1 files changed, 56 insertions, 67 deletions
diff --git a/arch/powerpc/boot/dts/mpc8360emds.dts b/arch/powerpc/boot/dts/mpc8360emds.dts
index 303bd668deb7..4fe45c021848 100644
--- a/arch/powerpc/boot/dts/mpc8360emds.dts
+++ b/arch/powerpc/boot/dts/mpc8360emds.dts
@@ -15,17 +15,15 @@
15*/ 15*/
16 16
17/ { 17/ {
18 model = "MPC8360EPB"; 18 model = "MPC8360MDS";
19 compatible = "MPC83xx"; 19 compatible = "MPC8360EMDS", "MPC836xMDS", "MPC83xxMDS";
20 #address-cells = <1>; 20 #address-cells = <1>;
21 #size-cells = <1>; 21 #size-cells = <1>;
22 linux,phandle = <100>;
23 22
24 cpus { 23 cpus {
25 #cpus = <1>; 24 #cpus = <1>;
26 #address-cells = <1>; 25 #address-cells = <1>;
27 #size-cells = <0>; 26 #size-cells = <0>;
28 linux,phandle = <200>;
29 27
30 PowerPC,8360@0 { 28 PowerPC,8360@0 {
31 device_type = "cpu"; 29 device_type = "cpu";
@@ -38,13 +36,11 @@
38 bus-frequency = <FBC5200>; 36 bus-frequency = <FBC5200>;
39 clock-frequency = <1F78A400>; 37 clock-frequency = <1F78A400>;
40 32-bit; 38 32-bit;
41 linux,phandle = <201>;
42 }; 39 };
43 }; 40 };
44 41
45 memory { 42 memory {
46 device_type = "memory"; 43 device_type = "memory";
47 linux,phandle = <300>;
48 reg = <00000000 10000000>; 44 reg = <00000000 10000000>;
49 }; 45 };
50 46
@@ -73,7 +69,7 @@
73 compatible = "fsl-i2c"; 69 compatible = "fsl-i2c";
74 reg = <3000 100>; 70 reg = <3000 100>;
75 interrupts = <e 8>; 71 interrupts = <e 8>;
76 interrupt-parent = <700>; 72 interrupt-parent = < &ipic >;
77 dfsrr; 73 dfsrr;
78 }; 74 };
79 75
@@ -82,7 +78,7 @@
82 compatible = "fsl-i2c"; 78 compatible = "fsl-i2c";
83 reg = <3100 100>; 79 reg = <3100 100>;
84 interrupts = <f 8>; 80 interrupts = <f 8>;
85 interrupt-parent = <700>; 81 interrupt-parent = < &ipic >;
86 dfsrr; 82 dfsrr;
87 }; 83 };
88 84
@@ -92,7 +88,7 @@
92 reg = <4500 100>; 88 reg = <4500 100>;
93 clock-frequency = <FBC5200>; 89 clock-frequency = <FBC5200>;
94 interrupts = <9 8>; 90 interrupts = <9 8>;
95 interrupt-parent = <700>; 91 interrupt-parent = < &ipic >;
96 }; 92 };
97 93
98 serial@4600 { 94 serial@4600 {
@@ -101,7 +97,7 @@
101 reg = <4600 100>; 97 reg = <4600 100>;
102 clock-frequency = <FBC5200>; 98 clock-frequency = <FBC5200>;
103 interrupts = <a 8>; 99 interrupts = <a 8>;
104 interrupt-parent = <700>; 100 interrupt-parent = < &ipic >;
105 }; 101 };
106 102
107 crypto@30000 { 103 crypto@30000 {
@@ -110,7 +106,7 @@
110 compatible = "talitos"; 106 compatible = "talitos";
111 reg = <30000 10000>; 107 reg = <30000 10000>;
112 interrupts = <b 8>; 108 interrupts = <b 8>;
113 interrupt-parent = <700>; 109 interrupt-parent = < &ipic >;
114 num-channels = <4>; 110 num-channels = <4>;
115 channel-fifo-len = <18>; 111 channel-fifo-len = <18>;
116 exec-units-mask = <0000007e>; 112 exec-units-mask = <0000007e>;
@@ -119,52 +115,51 @@
119 }; 115 };
120 116
121 pci@8500 { 117 pci@8500 {
122 linux,phandle = <8500>;
123 interrupt-map-mask = <f800 0 0 7>; 118 interrupt-map-mask = <f800 0 0 7>;
124 interrupt-map = < 119 interrupt-map = <
125 120
126 /* IDSEL 0x11 AD17 */ 121 /* IDSEL 0x11 AD17 */
127 8800 0 0 1 700 14 8 122 8800 0 0 1 &ipic 14 8
128 8800 0 0 2 700 15 8 123 8800 0 0 2 &ipic 15 8
129 8800 0 0 3 700 16 8 124 8800 0 0 3 &ipic 16 8
130 8800 0 0 4 700 17 8 125 8800 0 0 4 &ipic 17 8
131 126
132 /* IDSEL 0x12 AD18 */ 127 /* IDSEL 0x12 AD18 */
133 9000 0 0 1 700 16 8 128 9000 0 0 1 &ipic 16 8
134 9000 0 0 2 700 17 8 129 9000 0 0 2 &ipic 17 8
135 9000 0 0 3 700 14 8 130 9000 0 0 3 &ipic 14 8
136 9000 0 0 4 700 15 8 131 9000 0 0 4 &ipic 15 8
137 132
138 /* IDSEL 0x13 AD19 */ 133 /* IDSEL 0x13 AD19 */
139 9800 0 0 1 700 17 8 134 9800 0 0 1 &ipic 17 8
140 9800 0 0 2 700 14 8 135 9800 0 0 2 &ipic 14 8
141 9800 0 0 3 700 15 8 136 9800 0 0 3 &ipic 15 8
142 9800 0 0 4 700 16 8 137 9800 0 0 4 &ipic 16 8
143 138
144 /* IDSEL 0x15 AD21*/ 139 /* IDSEL 0x15 AD21*/
145 a800 0 0 1 700 14 8 140 a800 0 0 1 &ipic 14 8
146 a800 0 0 2 700 15 8 141 a800 0 0 2 &ipic 15 8
147 a800 0 0 3 700 16 8 142 a800 0 0 3 &ipic 16 8
148 a800 0 0 4 700 17 8 143 a800 0 0 4 &ipic 17 8
149 144
150 /* IDSEL 0x16 AD22*/ 145 /* IDSEL 0x16 AD22*/
151 b000 0 0 1 700 17 8 146 b000 0 0 1 &ipic 17 8
152 b000 0 0 2 700 14 8 147 b000 0 0 2 &ipic 14 8
153 b000 0 0 3 700 15 8 148 b000 0 0 3 &ipic 15 8
154 b000 0 0 4 700 16 8 149 b000 0 0 4 &ipic 16 8
155 150
156 /* IDSEL 0x17 AD23*/ 151 /* IDSEL 0x17 AD23*/
157 b800 0 0 1 700 16 8 152 b800 0 0 1 &ipic 16 8
158 b800 0 0 2 700 17 8 153 b800 0 0 2 &ipic 17 8
159 b800 0 0 3 700 14 8 154 b800 0 0 3 &ipic 14 8
160 b800 0 0 4 700 15 8 155 b800 0 0 4 &ipic 15 8
161 156
162 /* IDSEL 0x18 AD24*/ 157 /* IDSEL 0x18 AD24*/
163 c000 0 0 1 700 15 8 158 c000 0 0 1 &ipic 15 8
164 c000 0 0 2 700 16 8 159 c000 0 0 2 &ipic 16 8
165 c000 0 0 3 700 17 8 160 c000 0 0 3 &ipic 17 8
166 c000 0 0 4 700 14 8>; 161 c000 0 0 4 &ipic 14 8>;
167 interrupt-parent = <700>; 162 interrupt-parent = < &ipic >;
168 interrupts = <42 8>; 163 interrupts = <42 8>;
169 bus-range = <0 0>; 164 bus-range = <0 0>;
170 ranges = <02000000 0 a0000000 a0000000 0 10000000 165 ranges = <02000000 0 a0000000 a0000000 0 10000000
@@ -179,8 +174,7 @@
179 device_type = "pci"; 174 device_type = "pci";
180 }; 175 };
181 176
182 pic@700 { 177 ipic: pic@700 {
183 linux,phandle = <700>;
184 interrupt-controller; 178 interrupt-controller;
185 #address-cells = <0>; 179 #address-cells = <0>;
186 #interrupt-cells = <2>; 180 #interrupt-cells = <2>;
@@ -194,8 +188,7 @@
194 device_type = "par_io"; 188 device_type = "par_io";
195 num-ports = <7>; 189 num-ports = <7>;
196 190
197 ucc_pin@01 { 191 pio1: ucc_pin@01 {
198 linux,phandle = <140001>;
199 pio-map = < 192 pio-map = <
200 /* port pin dir open_drain assignment has_irq */ 193 /* port pin dir open_drain assignment has_irq */
201 0 3 1 0 1 0 /* TxD0 */ 194 0 3 1 0 1 0 /* TxD0 */
@@ -222,8 +215,7 @@
222 2 9 1 0 3 0 /* GTX_CLK - CLK10 */ 215 2 9 1 0 3 0 /* GTX_CLK - CLK10 */
223 2 8 2 0 1 0>; /* GTX125 - CLK9 */ 216 2 8 2 0 1 0>; /* GTX125 - CLK9 */
224 }; 217 };
225 ucc_pin@02 { 218 pio2: ucc_pin@02 {
226 linux,phandle = <140002>;
227 pio-map = < 219 pio-map = <
228 /* port pin dir open_drain assignment has_irq */ 220 /* port pin dir open_drain assignment has_irq */
229 0 11 1 0 1 0 /* TxD0 */ 221 0 11 1 0 1 0 /* TxD0 */
@@ -280,7 +272,7 @@
280 compatible = "fsl_spi"; 272 compatible = "fsl_spi";
281 reg = <4c0 40>; 273 reg = <4c0 40>;
282 interrupts = <2>; 274 interrupts = <2>;
283 interrupt-parent = <80>; 275 interrupt-parent = < &qeic >;
284 mode = "cpu"; 276 mode = "cpu";
285 }; 277 };
286 278
@@ -289,7 +281,7 @@
289 compatible = "fsl_spi"; 281 compatible = "fsl_spi";
290 reg = <500 40>; 282 reg = <500 40>;
291 interrupts = <1>; 283 interrupts = <1>;
292 interrupt-parent = <80>; 284 interrupt-parent = < &qeic >;
293 mode = "cpu"; 285 mode = "cpu";
294 }; 286 };
295 287
@@ -298,7 +290,7 @@
298 compatible = "qe_udc"; 290 compatible = "qe_udc";
299 reg = <6c0 40 8B00 100>; 291 reg = <6c0 40 8B00 100>;
300 interrupts = <b>; 292 interrupts = <b>;
301 interrupt-parent = <80>; 293 interrupt-parent = < &qeic >;
302 mode = "slave"; 294 mode = "slave";
303 }; 295 };
304 296
@@ -309,12 +301,12 @@
309 device-id = <1>; 301 device-id = <1>;
310 reg = <2000 200>; 302 reg = <2000 200>;
311 interrupts = <20>; 303 interrupts = <20>;
312 interrupt-parent = <80>; 304 interrupt-parent = < &qeic >;
313 mac-address = [ 00 04 9f 00 23 23 ]; 305 mac-address = [ 00 04 9f 00 23 23 ];
314 rx-clock = <0>; 306 rx-clock = <0>;
315 tx-clock = <19>; 307 tx-clock = <19>;
316 phy-handle = <212000>; 308 phy-handle = < &phy0 >;
317 pio-handle = <140001>; 309 pio-handle = < &pio1 >;
318 }; 310 };
319 311
320 ucc@3000 { 312 ucc@3000 {
@@ -324,12 +316,12 @@
324 device-id = <2>; 316 device-id = <2>;
325 reg = <3000 200>; 317 reg = <3000 200>;
326 interrupts = <21>; 318 interrupts = <21>;
327 interrupt-parent = <80>; 319 interrupt-parent = < &qeic >;
328 mac-address = [ 00 11 22 33 44 55 ]; 320 mac-address = [ 00 11 22 33 44 55 ];
329 rx-clock = <0>; 321 rx-clock = <0>;
330 tx-clock = <14>; 322 tx-clock = <14>;
331 phy-handle = <212001>; 323 phy-handle = < &phy1 >;
332 pio-handle = <140002>; 324 pio-handle = < &pio2 >;
333 }; 325 };
334 326
335 mdio@2120 { 327 mdio@2120 {
@@ -339,26 +331,23 @@
339 device_type = "mdio"; 331 device_type = "mdio";
340 compatible = "ucc_geth_phy"; 332 compatible = "ucc_geth_phy";
341 333
342 ethernet-phy@00 { 334 phy0: ethernet-phy@00 {
343 linux,phandle = <212000>; 335 interrupt-parent = < &ipic >;
344 interrupt-parent = <700>; 336 interrupts = <11 8>;
345 interrupts = <11 2>;
346 reg = <0>; 337 reg = <0>;
347 device_type = "ethernet-phy"; 338 device_type = "ethernet-phy";
348 interface = <6>; //ENET_1000_GMII 339 interface = <6>; //ENET_1000_GMII
349 }; 340 };
350 ethernet-phy@01 { 341 phy1: ethernet-phy@01 {
351 linux,phandle = <212001>; 342 interrupt-parent = < &ipic >;
352 interrupt-parent = <700>; 343 interrupts = <12 8>;
353 interrupts = <12 2>;
354 reg = <1>; 344 reg = <1>;
355 device_type = "ethernet-phy"; 345 device_type = "ethernet-phy";
356 interface = <6>; 346 interface = <6>;
357 }; 347 };
358 }; 348 };
359 349
360 qeic@80 { 350 qeic: qeic@80 {
361 linux,phandle = <80>;
362 interrupt-controller; 351 interrupt-controller;
363 device_type = "qeic"; 352 device_type = "qeic";
364 #address-cells = <0>; 353 #address-cells = <0>;
@@ -367,7 +356,7 @@
367 built-in; 356 built-in;
368 big-endian; 357 big-endian;
369 interrupts = <20 8 21 8>; //high:32 low:33 358 interrupts = <20 8 21 8>; //high:32 low:33
370 interrupt-parent = <700>; 359 interrupt-parent = < &ipic >;
371 }; 360 };
372 361
373 }; 362 };
generated by cgit v1.2.2 (git 2.25.0) at 2024-12-19 06:59:54 -0500