aboutsummaryrefslogtreecommitdiffstats
path: root/arch/blackfin/mach-bf548/boards/ezkit.c
diff options
context:
space:
mode:
Diffstat (limited to 'arch/blackfin/mach-bf548/boards/ezkit.c')
-rw-r--r--arch/blackfin/mach-bf548/boards/ezkit.c227
1 files changed, 191 insertions, 36 deletions
diff --git a/arch/blackfin/mach-bf548/boards/ezkit.c b/arch/blackfin/mach-bf548/boards/ezkit.c
index 56682a36e42d..311bf9970fe7 100644
--- a/arch/blackfin/mach-bf548/boards/ezkit.c
+++ b/arch/blackfin/mach-bf548/boards/ezkit.c
@@ -22,6 +22,7 @@
22#include <asm/gpio.h> 22#include <asm/gpio.h>
23#include <asm/nand.h> 23#include <asm/nand.h>
24#include <asm/dpmc.h> 24#include <asm/dpmc.h>
25#include <asm/bfin_sport.h>
25#include <asm/portmux.h> 26#include <asm/portmux.h>
26#include <asm/bfin_sdh.h> 27#include <asm/bfin_sdh.h>
27#include <mach/bf54x_keys.h> 28#include <mach/bf54x_keys.h>
@@ -261,7 +262,7 @@ static struct resource bfin_uart0_resources[] = {
261 }, 262 },
262}; 263};
263 264
264unsigned short bfin_uart0_peripherals[] = { 265static unsigned short bfin_uart0_peripherals[] = {
265 P_UART0_TX, P_UART0_RX, 0 266 P_UART0_TX, P_UART0_RX, 0
266}; 267};
267 268
@@ -316,7 +317,7 @@ static struct resource bfin_uart1_resources[] = {
316#endif 317#endif
317}; 318};
318 319
319unsigned short bfin_uart1_peripherals[] = { 320static unsigned short bfin_uart1_peripherals[] = {
320 P_UART1_TX, P_UART1_RX, 321 P_UART1_TX, P_UART1_RX,
321#ifdef CONFIG_BFIN_UART1_CTSRTS 322#ifdef CONFIG_BFIN_UART1_CTSRTS
322 P_UART1_RTS, P_UART1_CTS, 323 P_UART1_RTS, P_UART1_CTS,
@@ -363,7 +364,7 @@ static struct resource bfin_uart2_resources[] = {
363 }, 364 },
364}; 365};
365 366
366unsigned short bfin_uart2_peripherals[] = { 367static unsigned short bfin_uart2_peripherals[] = {
367 P_UART2_TX, P_UART2_RX, 0 368 P_UART2_TX, P_UART2_RX, 0
368}; 369};
369 370
@@ -418,7 +419,7 @@ static struct resource bfin_uart3_resources[] = {
418#endif 419#endif
419}; 420};
420 421
421unsigned short bfin_uart3_peripherals[] = { 422static unsigned short bfin_uart3_peripherals[] = {
422 P_UART3_TX, P_UART3_RX, 423 P_UART3_TX, P_UART3_RX,
423#ifdef CONFIG_BFIN_UART3_CTSRTS 424#ifdef CONFIG_BFIN_UART3_CTSRTS
424 P_UART3_RTS, P_UART3_CTS, 425 P_UART3_RTS, P_UART3_CTS,
@@ -587,11 +588,13 @@ static struct resource musb_resources[] = {
587 .start = IRQ_USB_INT0, 588 .start = IRQ_USB_INT0,
588 .end = IRQ_USB_INT0, 589 .end = IRQ_USB_INT0,
589 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL, 590 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
591 .name = "mc"
590 }, 592 },
591 [2] = { /* DMA IRQ */ 593 [2] = { /* DMA IRQ */
592 .start = IRQ_USB_DMA, 594 .start = IRQ_USB_DMA,
593 .end = IRQ_USB_DMA, 595 .end = IRQ_USB_DMA,
594 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL, 596 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
597 .name = "dma"
595 }, 598 },
596}; 599};
597 600
@@ -607,6 +610,7 @@ static struct musb_hdrc_config musb_config = {
607 * if it is the case. 610 * if it is the case.
608 */ 611 */
609 .gpio_vrsel_active = 1, 612 .gpio_vrsel_active = 1,
613 .clkin = 24, /* musb CLKIN in MHZ */
610}; 614};
611 615
612static struct musb_hdrc_platform_data musb_plat = { 616static struct musb_hdrc_platform_data musb_plat = {
@@ -623,7 +627,7 @@ static struct musb_hdrc_platform_data musb_plat = {
623static u64 musb_dmamask = ~(u32)0; 627static u64 musb_dmamask = ~(u32)0;
624 628
625static struct platform_device musb_device = { 629static struct platform_device musb_device = {
626 .name = "musb_hdrc", 630 .name = "musb-blackfin",
627 .id = 0, 631 .id = 0,
628 .dev = { 632 .dev = {
629 .dma_mask = &musb_dmamask, 633 .dma_mask = &musb_dmamask,
@@ -655,9 +659,9 @@ static struct resource bfin_sport0_uart_resources[] = {
655 }, 659 },
656}; 660};
657 661
658unsigned short bfin_sport0_peripherals[] = { 662static unsigned short bfin_sport0_peripherals[] = {
659 P_SPORT0_TFS, P_SPORT0_DTPRI, P_SPORT0_TSCLK, P_SPORT0_RFS, 663 P_SPORT0_TFS, P_SPORT0_DTPRI, P_SPORT0_TSCLK, P_SPORT0_RFS,
660 P_SPORT0_DRPRI, P_SPORT0_RSCLK, P_SPORT0_DRSEC, P_SPORT0_DTSEC, 0 664 P_SPORT0_DRPRI, P_SPORT0_RSCLK, 0
661}; 665};
662 666
663static struct platform_device bfin_sport0_uart_device = { 667static struct platform_device bfin_sport0_uart_device = {
@@ -689,9 +693,9 @@ static struct resource bfin_sport1_uart_resources[] = {
689 }, 693 },
690}; 694};
691 695
692unsigned short bfin_sport1_peripherals[] = { 696static unsigned short bfin_sport1_peripherals[] = {
693 P_SPORT1_TFS, P_SPORT1_DTPRI, P_SPORT1_TSCLK, P_SPORT1_RFS, 697 P_SPORT1_TFS, P_SPORT1_DTPRI, P_SPORT1_TSCLK, P_SPORT1_RFS,
694 P_SPORT1_DRPRI, P_SPORT1_RSCLK, P_SPORT1_DRSEC, P_SPORT1_DTSEC, 0 698 P_SPORT1_DRPRI, P_SPORT1_RSCLK, 0
695}; 699};
696 700
697static struct platform_device bfin_sport1_uart_device = { 701static struct platform_device bfin_sport1_uart_device = {
@@ -723,7 +727,7 @@ static struct resource bfin_sport2_uart_resources[] = {
723 }, 727 },
724}; 728};
725 729
726unsigned short bfin_sport2_peripherals[] = { 730static unsigned short bfin_sport2_peripherals[] = {
727 P_SPORT2_TFS, P_SPORT2_DTPRI, P_SPORT2_TSCLK, P_SPORT2_RFS, 731 P_SPORT2_TFS, P_SPORT2_DTPRI, P_SPORT2_TSCLK, P_SPORT2_RFS,
728 P_SPORT2_DRPRI, P_SPORT2_RSCLK, P_SPORT2_DRSEC, P_SPORT2_DTSEC, 0 732 P_SPORT2_DRPRI, P_SPORT2_RSCLK, P_SPORT2_DRSEC, P_SPORT2_DTSEC, 0
729}; 733};
@@ -757,7 +761,7 @@ static struct resource bfin_sport3_uart_resources[] = {
757 }, 761 },
758}; 762};
759 763
760unsigned short bfin_sport3_peripherals[] = { 764static unsigned short bfin_sport3_peripherals[] = {
761 P_SPORT3_TFS, P_SPORT3_DTPRI, P_SPORT3_TSCLK, P_SPORT3_RFS, 765 P_SPORT3_TFS, P_SPORT3_DTPRI, P_SPORT3_TSCLK, P_SPORT3_RFS,
762 P_SPORT3_DRPRI, P_SPORT3_RSCLK, P_SPORT3_DRSEC, P_SPORT3_DTSEC, 0 766 P_SPORT3_DRPRI, P_SPORT3_RSCLK, P_SPORT3_DRSEC, P_SPORT3_DTSEC, 0
763}; 767};
@@ -775,11 +779,12 @@ static struct platform_device bfin_sport3_uart_device = {
775#endif 779#endif
776 780
777#if defined(CONFIG_CAN_BFIN) || defined(CONFIG_CAN_BFIN_MODULE) 781#if defined(CONFIG_CAN_BFIN) || defined(CONFIG_CAN_BFIN_MODULE)
778unsigned short bfin_can_peripherals[] = { 782
783static unsigned short bfin_can0_peripherals[] = {
779 P_CAN0_RX, P_CAN0_TX, 0 784 P_CAN0_RX, P_CAN0_TX, 0
780}; 785};
781 786
782static struct resource bfin_can_resources[] = { 787static struct resource bfin_can0_resources[] = {
783 { 788 {
784 .start = 0xFFC02A00, 789 .start = 0xFFC02A00,
785 .end = 0xFFC02FFF, 790 .end = 0xFFC02FFF,
@@ -802,14 +807,53 @@ static struct resource bfin_can_resources[] = {
802 }, 807 },
803}; 808};
804 809
805static struct platform_device bfin_can_device = { 810static struct platform_device bfin_can0_device = {
811 .name = "bfin_can",
812 .id = 0,
813 .num_resources = ARRAY_SIZE(bfin_can0_resources),
814 .resource = bfin_can0_resources,
815 .dev = {
816 .platform_data = &bfin_can0_peripherals, /* Passed to driver */
817 },
818};
819
820static unsigned short bfin_can1_peripherals[] = {
821 P_CAN1_RX, P_CAN1_TX, 0
822};
823
824static struct resource bfin_can1_resources[] = {
825 {
826 .start = 0xFFC03200,
827 .end = 0xFFC037FF,
828 .flags = IORESOURCE_MEM,
829 },
830 {
831 .start = IRQ_CAN1_RX,
832 .end = IRQ_CAN1_RX,
833 .flags = IORESOURCE_IRQ,
834 },
835 {
836 .start = IRQ_CAN1_TX,
837 .end = IRQ_CAN1_TX,
838 .flags = IORESOURCE_IRQ,
839 },
840 {
841 .start = IRQ_CAN1_ERROR,
842 .end = IRQ_CAN1_ERROR,
843 .flags = IORESOURCE_IRQ,
844 },
845};
846
847static struct platform_device bfin_can1_device = {
806 .name = "bfin_can", 848 .name = "bfin_can",
807 .num_resources = ARRAY_SIZE(bfin_can_resources), 849 .id = 1,
808 .resource = bfin_can_resources, 850 .num_resources = ARRAY_SIZE(bfin_can1_resources),
851 .resource = bfin_can1_resources,
809 .dev = { 852 .dev = {
810 .platform_data = &bfin_can_peripherals, /* Passed to driver */ 853 .platform_data = &bfin_can1_peripherals, /* Passed to driver */
811 }, 854 },
812}; 855};
856
813#endif 857#endif
814 858
815#if defined(CONFIG_PATA_BF54X) || defined(CONFIG_PATA_BF54X_MODULE) 859#if defined(CONFIG_PATA_BF54X) || defined(CONFIG_PATA_BF54X_MODULE)
@@ -837,8 +881,12 @@ static struct platform_device bfin_atapi_device = {
837#if defined(CONFIG_MTD_NAND_BF5XX) || defined(CONFIG_MTD_NAND_BF5XX_MODULE) 881#if defined(CONFIG_MTD_NAND_BF5XX) || defined(CONFIG_MTD_NAND_BF5XX_MODULE)
838static struct mtd_partition partition_info[] = { 882static struct mtd_partition partition_info[] = {
839 { 883 {
840 .name = "linux kernel(nand)", 884 .name = "bootloader(nand)",
841 .offset = 0, 885 .offset = 0,
886 .size = 0x80000,
887 }, {
888 .name = "linux kernel(nand)",
889 .offset = MTDPART_OFS_APPEND,
842 .size = 4 * 1024 * 1024, 890 .size = 4 * 1024 * 1024,
843 }, 891 },
844 { 892 {
@@ -901,7 +949,7 @@ static struct platform_device bf54x_sdh_device = {
901static struct mtd_partition ezkit_partitions[] = { 949static struct mtd_partition ezkit_partitions[] = {
902 { 950 {
903 .name = "bootloader(nor)", 951 .name = "bootloader(nor)",
904 .size = 0x40000, 952 .size = 0x80000,
905 .offset = 0, 953 .offset = 0,
906 }, { 954 }, {
907 .name = "linux kernel(nor)", 955 .name = "linux kernel(nor)",
@@ -909,7 +957,15 @@ static struct mtd_partition ezkit_partitions[] = {
909 .offset = MTDPART_OFS_APPEND, 957 .offset = MTDPART_OFS_APPEND,
910 }, { 958 }, {
911 .name = "file system(nor)", 959 .name = "file system(nor)",
912 .size = MTDPART_SIZ_FULL, 960 .size = 0x1000000 - 0x80000 - 0x400000 - 0x8000 * 4,
961 .offset = MTDPART_OFS_APPEND,
962 }, {
963 .name = "config(nor)",
964 .size = 0x8000 * 3,
965 .offset = MTDPART_OFS_APPEND,
966 }, {
967 .name = "u-boot env(nor)",
968 .size = 0x8000,
913 .offset = MTDPART_OFS_APPEND, 969 .offset = MTDPART_OFS_APPEND,
914 } 970 }
915}; 971};
@@ -943,7 +999,7 @@ static struct platform_device ezkit_flash_device = {
943static struct mtd_partition bfin_spi_flash_partitions[] = { 999static struct mtd_partition bfin_spi_flash_partitions[] = {
944 { 1000 {
945 .name = "bootloader(spi)", 1001 .name = "bootloader(spi)",
946 .size = 0x00040000, 1002 .size = 0x00080000,
947 .offset = 0, 1003 .offset = 0,
948 .mask_flags = MTD_CAP_ROM 1004 .mask_flags = MTD_CAP_ROM
949 }, { 1005 }, {
@@ -966,8 +1022,8 @@ static struct bfin5xx_spi_chip spi_flash_chip_info = {
966}; 1022};
967#endif 1023#endif
968 1024
969#if defined(CONFIG_SND_BLACKFIN_AD183X) \ 1025#if defined(CONFIG_SND_BF5XX_SOC_AD183X) \
970 || defined(CONFIG_SND_BLACKFIN_AD183X_MODULE) 1026 || defined(CONFIG_SND_BF5XX_SOC_AD183X_MODULE)
971static struct bfin5xx_spi_chip ad1836_spi_chip_info = { 1027static struct bfin5xx_spi_chip ad1836_spi_chip_info = {
972 .enable_dma = 0, 1028 .enable_dma = 0,
973 .bits_per_word = 16, 1029 .bits_per_word = 16,
@@ -1023,13 +1079,13 @@ static struct spi_board_info bfin_spi_board_info[] __initdata = {
1023 .mode = SPI_MODE_3, 1079 .mode = SPI_MODE_3,
1024 }, 1080 },
1025#endif 1081#endif
1026#if defined(CONFIG_SND_BLACKFIN_AD183X) \ 1082#if defined(CONFIG_SND_BF5XX_SOC_AD183X) \
1027 || defined(CONFIG_SND_BLACKFIN_AD183X_MODULE) 1083 || defined(CONFIG_SND_BF5XX_SOC_AD183X_MODULE)
1028 { 1084 {
1029 .modalias = "ad1836", 1085 .modalias = "ad183x",
1030 .max_speed_hz = 3125000, /* max spi clock (SCK) speed in HZ */ 1086 .max_speed_hz = 3125000, /* max spi clock (SCK) speed in HZ */
1031 .bus_num = 1, 1087 .bus_num = 1,
1032 .chip_select = CONFIG_SND_BLACKFIN_SPI_PFBIT, 1088 .chip_select = 4,
1033 .controller_data = &ad1836_spi_chip_info, 1089 .controller_data = &ad1836_spi_chip_info,
1034 }, 1090 },
1035#endif 1091#endif
@@ -1107,7 +1163,7 @@ static struct resource bfin_spi1_resource[] = {
1107 1163
1108/* SPI controller data */ 1164/* SPI controller data */
1109static struct bfin5xx_spi_master bf54x_spi_master_info0 = { 1165static struct bfin5xx_spi_master bf54x_spi_master_info0 = {
1110 .num_chipselect = 3, 1166 .num_chipselect = 4,
1111 .enable_dma = 1, /* master has the ability to do dma transfer */ 1167 .enable_dma = 1, /* master has the ability to do dma transfer */
1112 .pin_req = {P_SPI0_SCK, P_SPI0_MISO, P_SPI0_MOSI, 0}, 1168 .pin_req = {P_SPI0_SCK, P_SPI0_MISO, P_SPI0_MOSI, 0},
1113}; 1169};
@@ -1123,7 +1179,7 @@ static struct platform_device bf54x_spi_master0 = {
1123}; 1179};
1124 1180
1125static struct bfin5xx_spi_master bf54x_spi_master_info1 = { 1181static struct bfin5xx_spi_master bf54x_spi_master_info1 = {
1126 .num_chipselect = 3, 1182 .num_chipselect = 4,
1127 .enable_dma = 1, /* master has the ability to do dma transfer */ 1183 .enable_dma = 1, /* master has the ability to do dma transfer */
1128 .pin_req = {P_SPI1_SCK, P_SPI1_MISO, P_SPI1_MOSI, 0}, 1184 .pin_req = {P_SPI1_SCK, P_SPI1_MISO, P_SPI1_MOSI, 0},
1129}; 1185};
@@ -1206,6 +1262,11 @@ static struct i2c_board_info __initdata bfin_i2c_board_info1[] = {
1206 .platform_data = (void *)&adxl34x_info, 1262 .platform_data = (void *)&adxl34x_info,
1207 }, 1263 },
1208#endif 1264#endif
1265#if defined(CONFIG_BFIN_TWI_LCD) || defined(CONFIG_BFIN_TWI_LCD_MODULE)
1266 {
1267 I2C_BOARD_INFO("ad5252", 0x2f),
1268 },
1269#endif
1209}; 1270};
1210#endif 1271#endif
1211 1272
@@ -1260,27 +1321,110 @@ static struct platform_device bfin_dpmc = {
1260 }, 1321 },
1261}; 1322};
1262 1323
1263#if defined(CONFIG_SND_BF5XX_I2S) || defined(CONFIG_SND_BF5XX_I2S_MODULE) 1324#if defined(CONFIG_SND_BF5XX_I2S) || defined(CONFIG_SND_BF5XX_I2S_MODULE) || \
1325 defined(CONFIG_SND_BF5XX_TDM) || defined(CONFIG_SND_BF5XX_TDM_MODULE) || \
1326 defined(CONFIG_SND_BF5XX_AC97) || defined(CONFIG_SND_BF5XX_AC97_MODULE)
1327
1328#define SPORT_REQ(x) \
1329 [x] = {P_SPORT##x##_TFS, P_SPORT##x##_DTPRI, P_SPORT##x##_TSCLK, \
1330 P_SPORT##x##_RFS, P_SPORT##x##_DRPRI, P_SPORT##x##_RSCLK, 0}
1331
1332static const u16 bfin_snd_pin[][7] = {
1333 SPORT_REQ(0),
1334 SPORT_REQ(1),
1335};
1336
1337static struct bfin_snd_platform_data bfin_snd_data[] = {
1338 {
1339 .pin_req = &bfin_snd_pin[0][0],
1340 },
1341 {
1342 .pin_req = &bfin_snd_pin[1][0],
1343 },
1344};
1345
1346#define BFIN_SND_RES(x) \
1347 [x] = { \
1348 { \
1349 .start = SPORT##x##_TCR1, \
1350 .end = SPORT##x##_TCR1, \
1351 .flags = IORESOURCE_MEM \
1352 }, \
1353 { \
1354 .start = CH_SPORT##x##_RX, \
1355 .end = CH_SPORT##x##_RX, \
1356 .flags = IORESOURCE_DMA, \
1357 }, \
1358 { \
1359 .start = CH_SPORT##x##_TX, \
1360 .end = CH_SPORT##x##_TX, \
1361 .flags = IORESOURCE_DMA, \
1362 }, \
1363 { \
1364 .start = IRQ_SPORT##x##_ERROR, \
1365 .end = IRQ_SPORT##x##_ERROR, \
1366 .flags = IORESOURCE_IRQ, \
1367 } \
1368 }
1369
1370static struct resource bfin_snd_resources[][4] = {
1371 BFIN_SND_RES(0),
1372 BFIN_SND_RES(1),
1373};
1374
1375static struct platform_device bfin_pcm = {
1376 .name = "bfin-pcm-audio",
1377 .id = -1,
1378};
1379#endif
1380
1381#if defined(CONFIG_SND_BF5XX_SOC_AD73311) || defined(CONFIG_SND_BF5XX_SOC_AD73311_MODULE)
1382static struct platform_device bfin_ad73311_codec_device = {
1383 .name = "ad73311",
1384 .id = -1,
1385};
1386#endif
1387
1388#if defined(CONFIG_SND_BF5XX_SOC_AD1980) || defined(CONFIG_SND_BF5XX_SOC_AD1980_MODULE)
1389static struct platform_device bfin_ad1980_codec_device = {
1390 .name = "ad1980",
1391 .id = -1,
1392};
1393#endif
1394
1395#if defined(CONFIG_SND_BF5XX_SOC_I2S) || defined(CONFIG_SND_BF5XX_SOC_I2S_MODULE)
1264static struct platform_device bfin_i2s = { 1396static struct platform_device bfin_i2s = {
1265 .name = "bfin-i2s", 1397 .name = "bfin-i2s",
1266 .id = CONFIG_SND_BF5XX_SPORT_NUM, 1398 .id = CONFIG_SND_BF5XX_SPORT_NUM,
1267 /* TODO: add platform data here */ 1399 .num_resources = ARRAY_SIZE(bfin_snd_resources[CONFIG_SND_BF5XX_SPORT_NUM]),
1400 .resource = bfin_snd_resources[CONFIG_SND_BF5XX_SPORT_NUM],
1401 .dev = {
1402 .platform_data = &bfin_snd_data[CONFIG_SND_BF5XX_SPORT_NUM],
1403 },
1268}; 1404};
1269#endif 1405#endif
1270 1406
1271#if defined(CONFIG_SND_BF5XX_TDM) || defined(CONFIG_SND_BF5XX_TDM_MODULE) 1407#if defined(CONFIG_SND_BF5XX_SOC_TDM) || defined(CONFIG_SND_BF5XX_SOC_TDM_MODULE)
1272static struct platform_device bfin_tdm = { 1408static struct platform_device bfin_tdm = {
1273 .name = "bfin-tdm", 1409 .name = "bfin-tdm",
1274 .id = CONFIG_SND_BF5XX_SPORT_NUM, 1410 .id = CONFIG_SND_BF5XX_SPORT_NUM,
1275 /* TODO: add platform data here */ 1411 .num_resources = ARRAY_SIZE(bfin_snd_resources[CONFIG_SND_BF5XX_SPORT_NUM]),
1412 .resource = bfin_snd_resources[CONFIG_SND_BF5XX_SPORT_NUM],
1413 .dev = {
1414 .platform_data = &bfin_snd_data[CONFIG_SND_BF5XX_SPORT_NUM],
1415 },
1276}; 1416};
1277#endif 1417#endif
1278 1418
1279#if defined(CONFIG_SND_BF5XX_AC97) || defined(CONFIG_SND_BF5XX_AC97_MODULE) 1419#if defined(CONFIG_SND_BF5XX_SOC_AC97) || defined(CONFIG_SND_BF5XX_SOC_AC97_MODULE)
1280static struct platform_device bfin_ac97 = { 1420static struct platform_device bfin_ac97 = {
1281 .name = "bfin-ac97", 1421 .name = "bfin-ac97",
1282 .id = CONFIG_SND_BF5XX_SPORT_NUM, 1422 .id = CONFIG_SND_BF5XX_SPORT_NUM,
1283 /* TODO: add platform data here */ 1423 .num_resources = ARRAY_SIZE(bfin_snd_resources[CONFIG_SND_BF5XX_SPORT_NUM]),
1424 .resource = bfin_snd_resources[CONFIG_SND_BF5XX_SPORT_NUM],
1425 .dev = {
1426 .platform_data = &bfin_snd_data[CONFIG_SND_BF5XX_SPORT_NUM],
1427 },
1284}; 1428};
1285#endif 1429#endif
1286 1430
@@ -1354,7 +1498,8 @@ static struct platform_device *ezkit_devices[] __initdata = {
1354#endif 1498#endif
1355 1499
1356#if defined(CONFIG_CAN_BFIN) || defined(CONFIG_CAN_BFIN_MODULE) 1500#if defined(CONFIG_CAN_BFIN) || defined(CONFIG_CAN_BFIN_MODULE)
1357 &bfin_can_device, 1501 &bfin_can0_device,
1502 &bfin_can1_device,
1358#endif 1503#endif
1359 1504
1360#if defined(CONFIG_PATA_BF54X) || defined(CONFIG_PATA_BF54X_MODULE) 1505#if defined(CONFIG_PATA_BF54X) || defined(CONFIG_PATA_BF54X_MODULE)
@@ -1397,6 +1542,16 @@ static struct platform_device *ezkit_devices[] __initdata = {
1397 &ezkit_flash_device, 1542 &ezkit_flash_device,
1398#endif 1543#endif
1399 1544
1545#if defined(CONFIG_SND_BF5XX_I2S) || defined(CONFIG_SND_BF5XX_I2S_MODULE) || \
1546 defined(CONFIG_SND_BF5XX_TDM) || defined(CONFIG_SND_BF5XX_TDM_MODULE) || \
1547 defined(CONFIG_SND_BF5XX_AC97) || defined(CONFIG_SND_BF5XX_AC97_MODULE)
1548 &bfin_pcm,
1549#endif
1550
1551#if defined(CONFIG_SND_BF5XX_SOC_AD1980) || defined(CONFIG_SND_BF5XX_SOC_AD1980_MODULE)
1552 &bfin_ad1980_codec_device,
1553#endif
1554
1400#if defined(CONFIG_SND_BF5XX_I2S) || defined(CONFIG_SND_BF5XX_I2S_MODULE) 1555#if defined(CONFIG_SND_BF5XX_I2S) || defined(CONFIG_SND_BF5XX_I2S_MODULE)
1401 &bfin_i2s, 1556 &bfin_i2s,
1402#endif 1557#endif