diff options
Diffstat (limited to 'arch/arm/mach-s5pv310/cpu.c')
-rw-r--r-- | arch/arm/mach-s5pv310/cpu.c | 9 |
1 files changed, 9 insertions, 0 deletions
diff --git a/arch/arm/mach-s5pv310/cpu.c b/arch/arm/mach-s5pv310/cpu.c index 7b6e066e2271..9900464082db 100644 --- a/arch/arm/mach-s5pv310/cpu.c +++ b/arch/arm/mach-s5pv310/cpu.c | |||
@@ -132,6 +132,15 @@ void __init s5pv310_init_irq(void) | |||
132 | gic_cpu_init(0, S5P_VA_GIC_CPU); | 132 | gic_cpu_init(0, S5P_VA_GIC_CPU); |
133 | 133 | ||
134 | for (irq = 0; irq < MAX_COMBINER_NR; irq++) { | 134 | for (irq = 0; irq < MAX_COMBINER_NR; irq++) { |
135 | |||
136 | /* | ||
137 | * From SPI(0) to SPI(39) and SPI(51), SPI(53) are | ||
138 | * connected to the interrupt combiner. These irqs | ||
139 | * should be initialized to support cascade interrupt. | ||
140 | */ | ||
141 | if ((irq >= 40) && !(irq == 51) && !(irq == 53)) | ||
142 | continue; | ||
143 | |||
135 | combiner_init(irq, (void __iomem *)S5P_VA_COMBINER(irq), | 144 | combiner_init(irq, (void __iomem *)S5P_VA_COMBINER(irq), |
136 | COMBINER_IRQ(irq, 0)); | 145 | COMBINER_IRQ(irq, 0)); |
137 | combiner_cascade_irq(irq, IRQ_SPI(irq)); | 146 | combiner_cascade_irq(irq, IRQ_SPI(irq)); |