aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/Kconfig.debug
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/Kconfig.debug')
-rw-r--r--arch/arm/Kconfig.debug55
1 files changed, 1 insertions, 54 deletions
diff --git a/arch/arm/Kconfig.debug b/arch/arm/Kconfig.debug
index 970de7518341..8b0183a9a300 100644
--- a/arch/arm/Kconfig.debug
+++ b/arch/arm/Kconfig.debug
@@ -1610,59 +1610,6 @@ config DEBUG_SET_MODULE_RONX
1610 against certain classes of kernel exploits. 1610 against certain classes of kernel exploits.
1611 If in doubt, say "N". 1611 If in doubt, say "N".
1612 1612
1613menuconfig CORESIGHT 1613source "drivers/hwtracing/coresight/Kconfig"
1614 bool "CoreSight Tracing Support"
1615 select ARM_AMBA
1616 help
1617 This framework provides a kernel interface for the CoreSight debug
1618 and trace drivers to register themselves with. It's intended to build
1619 a topological view of the CoreSight components based on a DT
1620 specification and configure the right serie of components when a
1621 trace source gets enabled.
1622
1623if CORESIGHT
1624config CORESIGHT_LINKS_AND_SINKS
1625 bool "CoreSight Link and Sink drivers"
1626 help
1627 This enables support for CoreSight link and sink drivers that are
1628 responsible for transporting and collecting the trace data
1629 respectively. Link and sinks are dynamically aggregated with a trace
1630 entity at run time to form a complete trace path.
1631
1632config CORESIGHT_LINK_AND_SINK_TMC
1633 bool "Coresight generic TMC driver"
1634 depends on CORESIGHT_LINKS_AND_SINKS
1635 help
1636 This enables support for the Trace Memory Controller driver. Depending
1637 on its configuration the device can act as a link (embedded trace router
1638 - ETR) or sink (embedded trace FIFO). The driver complies with the
1639 generic implementation of the component without special enhancement or
1640 added features.
1641
1642config CORESIGHT_SINK_TPIU
1643 bool "Coresight generic TPIU driver"
1644 depends on CORESIGHT_LINKS_AND_SINKS
1645 help
1646 This enables support for the Trace Port Interface Unit driver, responsible
1647 for bridging the gap between the on-chip coresight components and a trace
1648 port collection engine, typically connected to an external host for use
1649 case capturing more traces than the on-board coresight memory can handle.
1650
1651config CORESIGHT_SINK_ETBV10
1652 bool "Coresight ETBv1.0 driver"
1653 depends on CORESIGHT_LINKS_AND_SINKS
1654 help
1655 This enables support for the Embedded Trace Buffer version 1.0 driver
1656 that complies with the generic implementation of the component without
1657 special enhancement or added features.
1658 1614
1659config CORESIGHT_SOURCE_ETM3X
1660 bool "CoreSight Embedded Trace Macrocell 3.x driver"
1661 select CORESIGHT_LINKS_AND_SINKS
1662 help
1663 This driver provides support for processor ETM3.x and PTM1.x modules,
1664 which allows tracing the instructions that a processor is executing
1665 This is primarily useful for instruction level tracing. Depending
1666 the ETM version data tracing may also be available.
1667endif
1668endmenu 1615endmenu