aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/sound/nvidia,tegra30-ahub.txt
diff options
context:
space:
mode:
Diffstat (limited to 'Documentation/devicetree/bindings/sound/nvidia,tegra30-ahub.txt')
-rw-r--r--Documentation/devicetree/bindings/sound/nvidia,tegra30-ahub.txt26
1 files changed, 21 insertions, 5 deletions
diff --git a/Documentation/devicetree/bindings/sound/nvidia,tegra30-ahub.txt b/Documentation/devicetree/bindings/sound/nvidia,tegra30-ahub.txt
index 1ac7b1642186..0e5c12c66523 100644
--- a/Documentation/devicetree/bindings/sound/nvidia,tegra30-ahub.txt
+++ b/Documentation/devicetree/bindings/sound/nvidia,tegra30-ahub.txt
@@ -1,12 +1,22 @@
1NVIDIA Tegra30 AHUB (Audio Hub) 1NVIDIA Tegra30 AHUB (Audio Hub)
2 2
3Required properties: 3Required properties:
4- compatible : "nvidia,tegra30-ahub" 4- compatible : "nvidia,tegra30-ahub", "nvidia,tegra114-ahub", etc.
5- reg : Should contain the register physical address and length for each of 5- reg : Should contain the register physical address and length for each of
6 the AHUB's APBIF registers and the AHUB's own registers. 6 the AHUB's register blocks.
7 - Tegra30 requires 2 entries, for the APBIF and AHUB/AUDIO register blocks.
8 - Tegra114 requires an additional entry, for the APBIF2 register block.
7- interrupts : Should contain AHUB interrupt 9- interrupts : Should contain AHUB interrupt
8- nvidia,dma-request-selector : The Tegra DMA controller's phandle and 10- nvidia,dma-request-selector : A list of the DMA channel specifiers. Each
9 request selector for the first APBIF channel. 11 entry contains the Tegra DMA controller's phandle and request selector.
12 If a single entry is present, the request selectors for the channels are
13 assumed to be contiguous, and increment from this value.
14 If multiple values are given, one value must be given per channel.
15- clocks : Must contain an entry for each required entry in clock-names.
16- clock-names : Must include the following entries:
17 - Tegra30: Requires d_audio, apbif, i2s0, i2s1, i2s2, i2s3, i2s4, dam0,
18 dam1, dam2, spdif_in.
19 - Tegra114: Additionally requires amx, adx.
10- ranges : The bus address mapping for the configlink register bus. 20- ranges : The bus address mapping for the configlink register bus.
11 Can be empty since the mapping is 1:1. 21 Can be empty since the mapping is 1:1.
12- #address-cells : For the configlink bus. Should be <1>; 22- #address-cells : For the configlink bus. Should be <1>;
@@ -25,7 +35,13 @@ ahub@70080000 {
25 reg = <0x70080000 0x200 0x70080200 0x100>; 35 reg = <0x70080000 0x200 0x70080200 0x100>;
26 interrupts = < 0 103 0x04 >; 36 interrupts = < 0 103 0x04 >;
27 nvidia,dma-request-selector = <&apbdma 1>; 37 nvidia,dma-request-selector = <&apbdma 1>;
28 38 clocks = <&tegra_car 106>, <&tegra_car 107>, <&tegra_car 30>,
39 <&tegra_car 11>, <&tegra_car 18>, <&tegra_car 101>,
40 <&tegra_car 102>, <&tegra_car 108>, <&tegra_car 109>,
41 <&tegra_car 110>, <&tegra_car 162>;
42 clock-names = "d_audio", "apbif", "i2s0", "i2s1", "i2s2",
43 "i2s3", "i2s4", "dam0", "dam1", "dam2",
44 "spdif_in";
29 ranges; 45 ranges;
30 #address-cells = <1>; 46 #address-cells = <1>;
31 #size-cells = <1>; 47 #size-cells = <1>;