1 files changed, 49 insertions, 0 deletions

diff --git a/drivers/clk/samsung/clk-exynos4.c b/drivers/clk/samsung/clk-exynos4.c
index c6796aff2421..bf5e5e1e99d9 100644
--- a/drivers/clk/samsung/clk-exynos4.c
+++ b/drivers/clk/samsung/clk-exynos4.c
@@ -1022,6 +1022,46 @@ static struct samsung_pll_rate_table exynos4210_vpll_rates[] __initdata = {
         { /* sentinel */ }
 };
 
+static struct samsung_pll_rate_table exynos4x12_apll_rates[] __initdata = {
+        PLL_35XX_RATE(1500000000, 250, 4, 0),
+        PLL_35XX_RATE(1400000000, 175, 3, 0),
+        PLL_35XX_RATE(1300000000, 325, 6, 0),
+        PLL_35XX_RATE(1200000000, 200, 4, 0),
+        PLL_35XX_RATE(1100000000, 275, 6, 0),
+        PLL_35XX_RATE(1000000000, 125, 3, 0),
+        PLL_35XX_RATE( 900000000, 150, 4, 0),
+        PLL_35XX_RATE( 800000000, 100, 3, 0),
+        PLL_35XX_RATE( 700000000, 175, 3, 1),
+        PLL_35XX_RATE( 600000000, 200, 4, 1),
+        PLL_35XX_RATE( 500000000, 125, 3, 1),
+        PLL_35XX_RATE( 400000000, 100, 3, 1),
+        PLL_35XX_RATE( 300000000, 200, 4, 2),
+        PLL_35XX_RATE( 200000000, 100, 3, 2),
+        { /* sentinel */ }
+};
+
+static struct samsung_pll_rate_table exynos4x12_epll_rates[] __initdata = {
+        PLL_36XX_RATE(192000000, 48, 3, 1,     0),
+        PLL_36XX_RATE(180633605, 45, 3, 1, 10381),
+        PLL_36XX_RATE(180000000, 45, 3, 1,     0),
+        PLL_36XX_RATE( 73727996, 73, 3, 3, 47710),
+        PLL_36XX_RATE( 67737602, 90, 4, 3, 20762),
+        PLL_36XX_RATE( 49151992, 49, 3, 3,  9961),
+        PLL_36XX_RATE( 45158401, 45, 3, 3, 10381),
+        { /* sentinel */ }
+};
+
+static struct samsung_pll_rate_table exynos4x12_vpll_rates[] __initdata = {
+        PLL_36XX_RATE(533000000, 133, 3, 1, 16384),
+        PLL_36XX_RATE(440000000, 110, 3, 1,     0),
+        PLL_36XX_RATE(350000000, 175, 3, 2,     0),
+        PLL_36XX_RATE(266000000, 133, 3, 2,     0),
+        PLL_36XX_RATE(160000000, 160, 3, 3,     0),
+        PLL_36XX_RATE(106031250,  53, 3, 2,  1024),
+        PLL_36XX_RATE( 53015625,  53, 3, 3,  1024),
+        { /* sentinel */ }
+};
+
 static struct samsung_pll_clock exynos4210_plls[nr_plls] __initdata = {
         [apll] = PLL_A(pll_4508, fout_apll, "fout_apll", "fin_pll", APLL_LOCK,
                 APLL_CON0, "fout_apll", NULL),
@@ -1086,6 +1126,15 @@ static void __init exynos4_clk_init(struct device_node *np,
                 samsung_clk_register_pll(exynos4210_plls,
                                         ARRAY_SIZE(exynos4210_plls), reg_base);
         } else {
+                if (_get_rate("fin_pll") == 24000000) {
+                        exynos4x12_plls[apll].rate_table =
+                                                        exynos4x12_apll_rates;
+                        exynos4x12_plls[epll].rate_table =
+                                                        exynos4x12_epll_rates;
+                        exynos4x12_plls[vpll].rate_table =
+                                                        exynos4x12_vpll_rates;
+                }
+
                 samsung_clk_register_pll(exynos4x12_plls,
                                         ARRAY_SIZE(exynos4x12_plls), reg_base);
         }