aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--kernel/irq/generic-chip.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/kernel/irq/generic-chip.c b/kernel/irq/generic-chip.c
index a746a8f54dae..76ea748324f5 100644
--- a/kernel/irq/generic-chip.c
+++ b/kernel/irq/generic-chip.c
@@ -62,6 +62,7 @@ void irq_gc_mask_set_bit(struct irq_data *d)
62 irq_reg_writel(*ct->mask_cache, gc->reg_base + ct->regs.mask); 62 irq_reg_writel(*ct->mask_cache, gc->reg_base + ct->regs.mask);
63 irq_gc_unlock(gc); 63 irq_gc_unlock(gc);
64} 64}
65EXPORT_SYMBOL_GPL(irq_gc_mask_set_bit);
65 66
66/** 67/**
67 * irq_gc_mask_set_mask_bit - Mask chip via clearing bit in mask register 68 * irq_gc_mask_set_mask_bit - Mask chip via clearing bit in mask register
@@ -81,6 +82,7 @@ void irq_gc_mask_clr_bit(struct irq_data *d)
81 irq_reg_writel(*ct->mask_cache, gc->reg_base + ct->regs.mask); 82 irq_reg_writel(*ct->mask_cache, gc->reg_base + ct->regs.mask);
82 irq_gc_unlock(gc); 83 irq_gc_unlock(gc);
83} 84}
85EXPORT_SYMBOL_GPL(irq_gc_mask_clr_bit);
84 86
85/** 87/**
86 * irq_gc_unmask_enable_reg - Unmask chip via enable register 88 * irq_gc_unmask_enable_reg - Unmask chip via enable register
@@ -115,6 +117,7 @@ void irq_gc_ack_set_bit(struct irq_data *d)
115 irq_reg_writel(mask, gc->reg_base + ct->regs.ack); 117 irq_reg_writel(mask, gc->reg_base + ct->regs.ack);
116 irq_gc_unlock(gc); 118 irq_gc_unlock(gc);
117} 119}
120EXPORT_SYMBOL_GPL(irq_gc_ack_set_bit);
118 121
119/** 122/**
120 * irq_gc_ack_clr_bit - Ack pending interrupt via clearing bit 123 * irq_gc_ack_clr_bit - Ack pending interrupt via clearing bit